{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:23:31Z","timestamp":1761578611496,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/test.2016.7805870","type":"proceedings-article","created":{"date-parts":[[2017,1,5]],"date-time":"2017-01-05T17:22:46Z","timestamp":1483636966000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["A reconfigurable built-in memory self-repair architecture for heterogeneous cores with embedded BIST datapath"],"prefix":"10.1109","author":[{"given":"V. R.","family":"Devanathan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sumant","family":"Kale","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2354378"},{"journal-title":"Synopsys Inc","article-title":"DesignWare STAR Memory System","year":"0","key":"ref11"},{"journal-title":"Mentor Graphics Inc","article-title":"Tessent MemoryBIST","year":"0","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.102"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271098"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.34"},{"key":"ref16","doi-asserted-by":"crossref","DOI":"10.7873\/DATE2014.209","article-title":"Co-Optimization of Memory BIST Grouping, Test Scheduling, and Logic Placement","author":"kahng","year":"2014","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"key":"ref17","first-page":"142","article-title":"Optimal Rectangle Packing: New Results","author":"korf","year":"2004","journal-title":"ICAPS"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1198687"},{"key":"ref3","article-title":"MemSecure: Enabling Orders of Magnitude Reduction in Embedded Memory Certification and Trust Effort","author":"mohanram","year":"2013","journal-title":"Proc GOMAC Tech Conference"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1985.294737"},{"journal-title":"ARM INC","article-title":"ARM Cortex-A15 MPCore Processor Technical Reference Manual","year":"0","key":"ref5"},{"key":"ref8","article-title":"ReBISR: A Reconfigurable Built-In Self- Repair Scheme for Random Access Memories in SOCs","volume":"18","author":"chen","year":"2010","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527883"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488855"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2747918"},{"key":"ref9","article-title":"Hierarchical, Physical-Aware, Built-in Self-Repair of Embedded Memories","author":"devanathan","year":"2013","journal-title":"Proc ACM Design Automation Conference (DAC) Designer Track"}],"event":{"name":"2016 IEEE International Test Conference (ITC)","start":{"date-parts":[[2016,11,15]]},"location":"Fort Worth, TX, USA","end":{"date-parts":[[2016,11,17]]}},"container-title":["2016 IEEE International Test Conference (ITC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7794484\/7805805\/07805870.pdf?arnumber=7805870","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,17]],"date-time":"2019-09-17T02:07:14Z","timestamp":1568686034000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7805870\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/test.2016.7805870","relation":{},"subject":[],"published":{"date-parts":[[2016,11]]}}}