{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T16:03:09Z","timestamp":1758124989216,"version":"3.28.0"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,11]]},"DOI":"10.1109\/test.2016.7805875","type":"proceedings-article","created":{"date-parts":[[2017,1,5]],"date-time":"2017-01-05T17:22:46Z","timestamp":1483636966000},"page":"1-10","source":"Crossref","is-referenced-by-count":4,"title":["Testing of interposer-based 2.5D integrated circuits"],"prefix":"10.1109","author":[{"given":"Ran","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2016.7477289"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2015.7116266"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/MDAT.2014.2304437","article-title":"On Improving Interconnect Defect Diagnosis Resolution and Yield for Interposer-Based 3-D ICs","volume":"31","author":"chi","year":"2014","journal-title":"IEEE Design & Test"},{"key":"ref30","article-title":"At-Speed BIST for Interposer Wires Supporting On-the-Spot Diagnosis","author":"huang","year":"2013","journal-title":"Intl On-Line Test Symp"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977293"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/el:20040135"},{"key":"ref12","first-page":"978","article-title":"Pre-Bond Testing of the Silicon Interposer in 2.5 D ICs","author":"wang","year":"2016","journal-title":"Design Automation and Test in Europe Conference and Exhibition (DATE'04)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2002.802657"},{"article-title":"Integrated Memory and Method for Testing and Repairing the Integrated Memory","year":"2003","author":"perncr","key":"ref14"},{"article-title":"Reconfigurable Built-In Self-Test Engine for Testing a Reconfigurable Memory","year":"2004","author":"parulkar","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2007.901606"},{"article-title":"Two-Step Interconnect Testing of Semiconductor Dies","year":"2014","author":"ryckaert","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2259626"},{"key":"ref19","first-page":"52","article-title":"Interconnect Testing with Boundary Scan","author":"wagner","year":"1987","journal-title":"IEEE Int Test Conf"},{"key":"ref28","article-title":"IWLS 2005 benchmarks","author":"albrecht","year":"2005","journal-title":"International Workshop for Logic Synthesis (IWLS)"},{"article-title":"Xilinx's 3D (or 2.5D) Packaging Enables the Worlds Highest Capacity FPGA Device, and One of the Most Powerful Processors on the Market. 3D Packaging","year":"2011","author":"yannou","key":"ref4"},{"year":"2013","key":"ref27"},{"key":"ref3","first-page":"571","article-title":"A Silicon Interposer BGA Package with Cu-filled TSV and Multi-layer Cu-plating Interconnect","author":"kumagai","year":"2008","journal-title":"IEEE Electronic components and technology conference"},{"journal-title":"IEEE Standard Test Access Port and Boundary-Scan Architecture","year":"2001","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651906"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651893"},{"key":"ref8","article-title":"Testing the AMD FUI GPU in the 3rd Dimension","author":"rearick","year":"2015","journal-title":"Keynote Speech ITC 3D Test Workshop"},{"key":"ref7","first-page":"1","article-title":"Xilinx Stacked Silicon Interconnect Technology Delivers Breakthrough FPGA Capacity, Bandwidth, and Power Efficiency","author":"dorsey","year":"2010","journal-title":"Xilinx White Paper Vertex-7 FPGAs"},{"key":"ref2","first-page":"847","article-title":"Silicon Interposer with TSVs (Through Silicon Vias) and Fine Multilayer Wiring","author":"sunohara","year":"2008","journal-title":"IEEE Electronic components and technology conference"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923415"},{"key":"ref1","article-title":"A Silicon Interposer-based 2.5D-IC Design Flow, Going 3D by Evolution Rather than by Revolution","author":"jackson","year":"2011","journal-title":"3D Architectures for Semiconductor Integration and Packaging"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818770"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/43.170990"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2365097"},{"key":"ref24","first-page":"834","article-title":"Generation of Low Power Dissipation and High Fault Coverage Patterns for Scan-Based BIST","author":"wang","year":"2002","journal-title":"LTC"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.600311"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2757278"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974679"}],"event":{"name":"2016 IEEE International Test Conference (ITC)","start":{"date-parts":[[2016,11,15]]},"location":"Fort Worth, TX, USA","end":{"date-parts":[[2016,11,17]]}},"container-title":["2016 IEEE International Test Conference (ITC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7794484\/7805805\/07805875.pdf?arnumber=7805875","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T03:24:40Z","timestamp":1498361080000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7805875\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,11]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/test.2016.7805875","relation":{},"subject":[],"published":{"date-parts":[[2016,11]]}}}