{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T17:57:52Z","timestamp":1772042272130,"version":"3.50.1"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/test.2017.8242035","type":"proceedings-article","created":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T16:33:50Z","timestamp":1514824430000},"page":"1-10","source":"Crossref","is-referenced-by-count":22,"title":["Advancing test compression to the physical dimension"],"prefix":"10.1109","author":[{"given":"Krishna","family":"Chakravadhanula","sequence":"first","affiliation":[]},{"given":"Vivek","family":"Chickermane","sequence":"additional","affiliation":[]},{"given":"Paul","family":"Cunningham","sequence":"additional","affiliation":[]},{"given":"Brian","family":"Foutz","sequence":"additional","affiliation":[]},{"given":"Dale","family":"Meehl","sequence":"additional","affiliation":[]},{"given":"Louis","family":"Milano","sequence":"additional","affiliation":[]},{"given":"Christos","family":"Papameletis","sequence":"additional","affiliation":[]},{"given":"David","family":"Scott","sequence":"additional","affiliation":[]},{"given":"Steev","family":"Wilcox","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Product How To: DFT strategy for ARM processor-based designs","author":"allsup","year":"2013","journal-title":"EDN Magazine"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743173"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743172"},{"key":"ref13","article-title":"A VLSI scan-chain optimization algorithm for multiple scan-paths","author":"kobayashi","year":"1999","journal-title":"IEICE Trans Fundamentals A"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850900"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041831"},{"key":"ref16","article-title":"SmartScan- Hier. Test Compression for Pin-Limited Low Power Designs","author":"chakravadhanula","year":"2013","journal-title":"Proc Int Test Conf"},{"key":"ref17","article-title":"A Method for Physically Efficient Construction of VLSI Test Compression Logic","year":"2015","journal-title":"US Patent Serial"},{"key":"ref18","article-title":"A Method for Physically Efficient Construction of VLSI Test Decompression Logic","year":"2015","journal-title":"US Patent Serial"},{"key":"ref19","article-title":"Elastic Compression - Optimizing Tester Bandwidth with Compressed Test Stimuli using Overscan and Variable Serialization","year":"2015","journal-title":"US Patent"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041773"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386981"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990304"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035294"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651898"},{"key":"ref7","article-title":"Efficient testing of hierarchical core-based SOCs","author":"keller","year":"2009","journal-title":"Proc Int Test Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966696"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569350"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041774"},{"key":"ref20","article-title":"Method for Using Sequential Decompression Logic for VLSI Test in a Physically Efficient Construction","year":"2015","journal-title":"US Patent Serial"},{"key":"ref22","article-title":"Addressing Physical Challenges Early in RTL Synthesis","author":"sood","year":"2013","journal-title":"Cadence Front-End Design Summit"},{"key":"ref21","article-title":"Automatically Identify, Fix, and Prevent Congestion with RTL Compiler Physical","author":"sood","year":"2009","journal-title":"Cadence White Paper"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297662"},{"key":"ref23","article-title":"Practical Aspects of Implementing Physically-Aware Test Compression in the Latest Technology Node","author":"chakravadhanula","year":"0","journal-title":"Cadence Technical White Paner"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090896"}],"event":{"name":"2017 IEEE International Test Conference (ITC)","location":"Fort Worth, TX","start":{"date-parts":[[2017,10,31]]},"end":{"date-parts":[[2017,11,2]]}},"container-title":["2017 IEEE International Test Conference (ITC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8227522\/8242015\/08242035.pdf?arnumber=8242035","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T17:35:20Z","timestamp":1517852120000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8242035\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/test.2017.8242035","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}