{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:14:27Z","timestamp":1730301267421,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/test.2017.8242054","type":"proceedings-article","created":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T16:33:50Z","timestamp":1514824430000},"page":"1-8","source":"Crossref","is-referenced-by-count":1,"title":["On applying scan based structural test for designs with dual-edge triggered flip-flops"],"prefix":"10.1109","author":[{"given":"Xijiang","family":"Lin","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Scan Design for Double-edge-triggered Flip-flops","author":"kundu","year":"2005","journal-title":"US Patent"},{"key":"ref11","article-title":"Scan Cell Designs for a Double-edge-triggered Flip-flop","author":"thadikaran","year":"2005","journal-title":"US Patent"},{"key":"ref12","article-title":"Scan Capable Dual Edge-triggered State Element for Application of Combinational and Sequential Scan Test","author":"parulkar","year":"2006","journal-title":"US Patent"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295104"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.91"},{"key":"ref4","article-title":"Low Power Dual Edge-Triggered Static D Flip-Flop","volume":"4","author":"singh","year":"2013","journal-title":"International Journal of VLSI Design & Communication Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/92.285754"},{"key":"ref6","first-page":"425v","article-title":"A Dual-Pulse-Clock Double Edge Triggered Flip-Flop for Low Voltage and High Speed Application","author":"cheng","year":"2003","journal-title":"Intl Symp on Circuits and Systems"},{"key":"ref5","article-title":"Design and Analysis of Dual Edge Triggered D Flip-Flop","volume":"90","author":"sukanya","year":"2014","journal-title":"Intl Journal of Computer Applications"},{"key":"ref8","article-title":"Scan Testable Double Edge Triggered Scan Cell","author":"felix","year":"1997","journal-title":"US Patent"},{"key":"ref7","first-page":"5","article-title":"A High Speed Explicit Pulsed Dual Edge Triggered D Flip Flop","volume":"93","author":"joshi","year":"2014","journal-title":"Intl Journal of Computer Applications"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.90071"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.753687"},{"key":"ref9","article-title":"Double-edge-triggered Flip-flop Providing Two Data Transition per Clock Cycle","author":"gregor","year":"2001","journal-title":"US Patent"}],"event":{"name":"2017 IEEE International Test Conference (ITC)","start":{"date-parts":[[2017,10,31]]},"location":"Fort Worth, TX","end":{"date-parts":[[2017,11,2]]}},"container-title":["2017 IEEE International Test Conference (ITC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8227522\/8242015\/08242054.pdf?arnumber=8242054","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T17:35:19Z","timestamp":1517852119000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8242054\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/test.2017.8242054","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}