{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T16:32:14Z","timestamp":1775579534530,"version":"3.50.1"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/test.2017.8242059","type":"proceedings-article","created":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T16:33:50Z","timestamp":1514824430000},"page":"1-10","source":"Crossref","is-referenced-by-count":21,"title":["DFM-aware fault model and ATPG for intra-cell and inter-cell defects"],"prefix":"10.1109","author":[{"given":"Arani","family":"Sinha","sequence":"first","affiliation":[]},{"given":"Sujay","family":"Pandey","sequence":"additional","affiliation":[]},{"given":"Ayush","family":"Singhal","sequence":"additional","affiliation":[]},{"given":"Alodeep","family":"Sanyal","sequence":"additional","affiliation":[]},{"given":"Alan","family":"Schmaltz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139152"},{"key":"ref11","article-title":"Testing for systematic defects based on DFM guidelines","author":"kim","year":"2007","journal-title":"Proc of International Test Conference"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2009.5418680"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537930"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479101"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2323216"},{"key":"ref16","author":"lee","year":"2013","journal-title":"Power benefit study for ultrahigh density transistor-level monolithic 3D ICs"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"1817","DOI":"10.1109\/5.705525","article-title":"Defect Tolerant VLSI Circuits: Techniques and Yield Analysis","volume":"86","author":"koren","year":"1998","journal-title":"Proceedings of the IEEE"},{"key":"ref18","article-title":"Optical Lithography … 40 years and holding","volume":"6520","author":"bruning","year":"2007","journal-title":"SPIE"},{"key":"ref19","year":"0","journal-title":"ASML Product Technical specification"},{"key":"ref28","article-title":"Methodology of Generating Dual-Cell-Aware Tests","author":"huang","year":"2017","journal-title":"Proc of VLSI Test Symposium"},{"key":"ref4","article-title":"Samsung Foundry Closed-Loop DFM Solution Leverages Mentor Graphics Tools to Accelerate Customer Yield Ramps","year":"2016","journal-title":"Mentor press release"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582441"},{"key":"ref3","article-title":"A novel test method for detecting manufacturing defects on circuits based on DFM rule check","author":"chakraborty","year":"2015","journal-title":"presentation in 2015 IEEE International Workshop on Defects Adaptive Test Yield and Data Analysis"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024740"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699239"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2014.6847815"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASMC.2010.5551472"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASMC.2012.6212858"},{"key":"ref9","article-title":"DFM\/DFY Design for manufacturability and Yield - influence of process variations in digital, analog and mixed-signal circuit design","author":"ripp","year":"0","journal-title":"Proceedings of DATE 2006 (special session)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2015.7138758"},{"key":"ref20","article-title":"Hierarchical pattern faults for describing logic circuit failure mechanisms","author":"keller","year":"1996","journal-title":"US Patent"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297741"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2016.7519313"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1988.207759"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2015.7342382"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2016.7805850"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1985.294793"}],"event":{"name":"2017 IEEE International Test Conference (ITC)","location":"Fort Worth, TX","start":{"date-parts":[[2017,10,31]]},"end":{"date-parts":[[2017,11,2]]}},"container-title":["2017 IEEE International Test Conference (ITC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8227522\/8242015\/08242059.pdf?arnumber=8242059","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,25]],"date-time":"2022-01-25T22:24:40Z","timestamp":1643149480000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8242059\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/test.2017.8242059","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}