{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T15:14:28Z","timestamp":1730301268363,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/test.2017.8242060","type":"proceedings-article","created":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T16:33:50Z","timestamp":1514824430000},"page":"1-8","source":"Crossref","is-referenced-by-count":1,"title":["Layout-aware 2-step window-based pattern reordering for fast bridge\/open test generation"],"prefix":"10.1109","author":[{"given":"Masayuki","family":"Arai","sequence":"first","affiliation":[]},{"given":"Shingo","family":"Inuyama","sequence":"additional","affiliation":[]},{"given":"Kazuhiko","family":"Iwasaki","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1432","article-title":"Layout-Aware Pseudo-Functional Testing for Critical Paths Considering Power Supply Noise Effects","author":"liu","year":"2010","journal-title":"Design Automation and Test in Europe"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041801"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700627"},{"key":"ref13","article-title":"Note on Test Pattern Reordering for Weighted Fault Coverage Improvement","author":"arai","year":"2013","journal-title":"Workshop on RTL & High Level Testing Paper 4 1"},{"key":"ref14","first-page":"191","article-title":"Critical-Area-Aware Test Pattern Generation and ReorderingNote on Test Pattern Reordering for Weighted Fault Coverage Improvement","author":"inuyama","year":"2016","journal-title":"Asian Test Symposium"},{"key":"ref15","first-page":"20","article-title":"Extending Critical Area Analysis to Address Design for Reliability","volume":"7","author":"ouchi","year":"2010","journal-title":"EDA Tech Forum"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271091"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529895"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2005.6"},{"key":"ref5","article-title":"Gate Exhaustive Testing","author":"cho","year":"2005","journal-title":"International Test Conference Paper 31 3"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2323216"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.541448"},{"journal-title":"Advances in Electronic Testing Challenges and Methodologies","year":"2007","author":"gizopoulos","key":"ref2"},{"journal-title":"VLSI Test Principles and Architectures Design for Testability","year":"2006","author":"wang","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2163159"}],"event":{"name":"2017 IEEE International Test Conference (ITC)","start":{"date-parts":[[2017,10,31]]},"location":"Fort Worth, TX","end":{"date-parts":[[2017,11,2]]}},"container-title":["2017 IEEE International Test Conference (ITC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8227522\/8242015\/08242060.pdf?arnumber=8242060","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T17:35:17Z","timestamp":1517852117000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8242060\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/test.2017.8242060","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}