{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T01:56:31Z","timestamp":1725414991149},"reference-count":66,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/test.2017.8242065","type":"proceedings-article","created":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T16:33:50Z","timestamp":1514824430000},"page":"1-10","source":"Crossref","is-referenced-by-count":2,"title":["Cross-layer refresh mitigation for efficient and reliable DRAM systems: A comparative study"],"prefix":"10.1109","author":[{"given":"Xiaoan","family":"Ding","sequence":"first","affiliation":[]},{"given":"Xi","family":"Liang","sequence":"additional","affiliation":[]},{"given":"Yanjing","family":"Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref39","DOI":"10.1109\/ISCA.2012.6237001"},{"doi-asserted-by":"publisher","key":"ref38","DOI":"10.1109\/ICCD.2012.6378619"},{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.1109\/TED.2011.2160066"},{"doi-asserted-by":"publisher","key":"ref32","DOI":"10.1109\/LED.2009.2023248"},{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1109\/RELPHY.2004.1315442"},{"key":"ref30","first-page":"193","article-title":"Block-based multi-period refresh for energy efficient dynamic memory","author":"kim","year":"2001","journal-title":"Proceedings of the 14th Annual IEEE International ASIC\/SoC Conference"},{"doi-asserted-by":"publisher","key":"ref37","DOI":"10.1109\/HPCA.2015.7056057"},{"doi-asserted-by":"publisher","key":"ref36","DOI":"10.1109\/LED.2009.2038243"},{"doi-asserted-by":"publisher","key":"ref35","DOI":"10.1109\/MM.2010.73"},{"doi-asserted-by":"publisher","key":"ref34","DOI":"10.1145\/3093336.3037724"},{"doi-asserted-by":"publisher","key":"ref60","DOI":"10.1109\/SC.2012.13"},{"year":"0","journal-title":"The SuiteSparse matrix collection","key":"ref62"},{"doi-asserted-by":"publisher","key":"ref61","DOI":"10.1145\/2786763.2694348"},{"doi-asserted-by":"publisher","key":"ref63","DOI":"10.1145\/1816038.1815983"},{"key":"ref28","article-title":"Co-architecting controllers and DRAM to enhance DRAM process scaling","author":"kang","year":"2014","journal-title":"The Memory Forum"},{"doi-asserted-by":"publisher","key":"ref64","DOI":"10.1109\/HPCA.2006.1598122"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1145\/2897937.2905002"},{"doi-asserted-by":"publisher","key":"ref65","DOI":"10.1109\/ISCA.2008.22"},{"key":"ref66","doi-asserted-by":"crossref","first-page":"336","DOI":"10.1109\/IEDM.1987.191425","article-title":"a meta-stable leakage phenomenon in dram charge storage —variable hold time","author":"yaney","year":"1987","journal-title":"1987 International Electron Devices Meeting"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1109\/DSN.2016.30"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/1654059.1654102"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ICCD.2014.6974727"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/HPCA.2016.7446096"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1145\/2189750.2150989"},{"year":"2006","author":"henning","journal-title":"SPEC CPU2006 Benchmark Descriptions","key":"ref21"},{"year":"2006","author":"ito","journal-title":"Data storing method of dynamic RAM and semiconductor memory device","key":"ref24"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1145\/1669112.1669156"},{"year":"2012","journal-title":"DDR3 SDRAM Specification","key":"ref26"},{"year":"2007","author":"jacob","journal-title":"Memory Systems Cache DRAM Disk","key":"ref25"},{"doi-asserted-by":"publisher","key":"ref50","DOI":"10.1109\/IEDM.2005.1609541"},{"doi-asserted-by":"publisher","key":"ref51","DOI":"10.1145\/2508148.2485929"},{"doi-asserted-by":"publisher","key":"ref59","DOI":"10.1109\/RELPHY.2002.996650"},{"doi-asserted-by":"publisher","key":"ref58","DOI":"10.1145\/1555349.1555372"},{"doi-asserted-by":"publisher","key":"ref57","DOI":"10.1109\/IEDM.1992.307481"},{"doi-asserted-by":"publisher","key":"ref56","DOI":"10.1109\/CASES.2015.7324549"},{"doi-asserted-by":"publisher","key":"ref55","DOI":"10.1109\/DSN.2015.58"},{"year":"0","key":"ref54"},{"key":"ref53","first-page":"385","article-title":"Scaling Memcache at Facebook","author":"nishtala","year":"2013","journal-title":"Proc of USENIX Conference on Networked Systems Design and Implementation (NSDI'10)"},{"doi-asserted-by":"publisher","key":"ref52","DOI":"10.1109\/4.5933"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TCAD.2002.804101"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1145\/1807128.1807152"},{"doi-asserted-by":"publisher","key":"ref40","DOI":"10.1145\/1961295.1950391"},{"year":"1997","journal-title":"IBM Whitepaper","article-title":"A white paper on the benefits of chipkill-correct ECC for PC server main memory","key":"ref12"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/MM.2008.44"},{"year":"1994","author":"fromm","journal-title":"Solid state storage device","key":"ref14"},{"year":"1994","author":"fujita","journal-title":"Semiconductor memory","key":"ref15"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/MICRO.2007.13"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/DELTA.2002.994601"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/TC.2014.2329675"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/16.678551"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/IDT.2008.4802503"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/VTEST.2004.1299234"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/TC.2013.164"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/GAAS.2000.906261"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/1454115.1454128"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/2749469.2750408"},{"year":"0","key":"ref49"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1145\/2896377.2901453"},{"doi-asserted-by":"publisher","key":"ref46","DOI":"10.1147\/rd.462.0187"},{"doi-asserted-by":"publisher","key":"ref45","DOI":"10.1109\/TSM.2010.2096437"},{"year":"2005","author":"meyer","journal-title":"Method of reducing variable retention characteristics in DRAM cells","key":"ref48"},{"doi-asserted-by":"publisher","key":"ref47","DOI":"10.1109\/TKDE.2002.1019210"},{"year":"2010","author":"low","journal-title":"Graphlab A New Framework for Parallel Machine Learning","key":"ref42"},{"doi-asserted-by":"publisher","key":"ref41","DOI":"10.1145\/2485922.2485928"},{"key":"ref44","doi-asserted-by":"crossref","first-page":"190","DOI":"10.1145\/1064978.1065034","article-title":"PIN: Building customized program analysis tools with dynamic instrumentation","author":"luk","year":"2005","journal-title":"ACM SIGPLAN Notices"},{"key":"ref43","article-title":"Sparkk: Quality-scalable approximate storage in DRAM","author":"lucas","year":"2014","journal-title":"The Memory Forum"}],"event":{"name":"2017 IEEE International Test Conference (ITC)","start":{"date-parts":[[2017,10,31]]},"location":"Fort Worth, TX","end":{"date-parts":[[2017,11,2]]}},"container-title":["2017 IEEE International Test Conference (ITC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8227522\/8242015\/08242065.pdf?arnumber=8242065","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,8]],"date-time":"2019-10-08T18:32:21Z","timestamp":1570559541000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8242065\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":66,"URL":"https:\/\/doi.org\/10.1109\/test.2017.8242065","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}