{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T07:12:04Z","timestamp":1729667524703,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/test.2017.8242066","type":"proceedings-article","created":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T16:33:50Z","timestamp":1514824430000},"page":"1-9","source":"Crossref","is-referenced-by-count":3,"title":["Improvement of the tolerated raw bit error rate in NAND flash-based SSDs with the help of embedded statistics"],"prefix":"10.1109","author":[{"given":"Valentin","family":"Gherman","sequence":"first","affiliation":[]},{"given":"Emna","family":"Farjallah","sequence":"additional","affiliation":[]},{"given":"Jean-Marc","family":"Armani","sequence":"additional","affiliation":[]},{"given":"Marcelino","family":"Seif","sequence":"additional","affiliation":[]},{"given":"Luigi","family":"Dilillo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"47","article-title":"Wear Unleveling: Improving NAND Flash Lifetime by Balancing Page Endurance","author":"jimenez","year":"2014","journal-title":"USENIX Conference on File and Storage Technologies"},{"key":"ref11","first-page":"446","article-title":"A 32Gb MLC NAND-flash memory with Vth-endurance-enhancing schemes in 32nm CMOS","author":"lee","year":"2010","journal-title":"ISSCC"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"177","DOI":"10.1145\/2796314.2745848","article-title":"A large-scale study of flash memory failures in the field","author":"meza","year":"2015","journal-title":"ACM SIGMETRICS Conf Measurement and Modeling of Comput Syst"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1007\/978-90-481-9431-5"},{"year":"2013","journal-title":"Technical Note","article-title":"TN-12-30: NOR flash cycling endurance and data retention introduction","key":"ref14"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/RELPHY.2008.4558857"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/PRDC.2004.1276550"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/HPCA.2012.6168954"},{"year":"2013","journal-title":"White Paper","article-title":"WP001 - Flash management\/ A detailed overview of flash management techniques","key":"ref18"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/ETS.2017.7968233"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/HPCA.2015.7056062"},{"key":"ref3","first-page":"140","article-title":"Error analysis and retention-aware error management for nand flash memory","volume":"17","author":"cai","year":"2013","journal-title":"Intel Technology Journal"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1145\/2631919"},{"key":"ref5","first-page":"428","article-title":"Hybrid solid-state disks: combining heterogeneous NAND flash in large SSDs","author":"chang","year":"2008","journal-title":"IEEE Asia and South Pacific Design Automation Conference"},{"key":"ref8","article-title":"The bleak future of NAND flash memory","author":"grupp","year":"2012","journal-title":"Proceedings of File and Storage Technologies"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1002\/0471792748"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/ICCD.2012.6378623"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/2629562"},{"year":"2011","journal-title":"JESD218","article-title":"Solid-state drive (SSD) requirements and endurance test method","key":"ref9"},{"key":"ref20","article-title":"Beyond capacity: storage architecture choices for the modern datacenter","author":"sundby","year":"2014","journal-title":"White Paper IDC Analyze the Future Sponsored by Toshiba"}],"event":{"name":"2017 IEEE International Test Conference (ITC)","start":{"date-parts":[[2017,10,31]]},"location":"Fort Worth, TX","end":{"date-parts":[[2017,11,2]]}},"container-title":["2017 IEEE International Test Conference (ITC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8227522\/8242015\/08242066.pdf?arnumber=8242066","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,8]],"date-time":"2019-10-08T18:32:22Z","timestamp":1570559542000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8242066\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/test.2017.8242066","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}