{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,4]],"date-time":"2025-11-04T10:37:39Z","timestamp":1762252659604},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/test.2017.8242072","type":"proceedings-article","created":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T16:33:50Z","timestamp":1514824430000},"page":"1-10","source":"Crossref","is-referenced-by-count":6,"title":["Exploiting path delay test generation to develop better TDF tests for small delay defects"],"prefix":"10.1109","author":[{"given":"Ankush","family":"Srivastava","sequence":"first","affiliation":[]},{"given":"Adit D","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Virendra","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Kewal K","family":"Saluja","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510884"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.22"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1232253"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.527947"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.88928"},{"key":"ref15","first-page":"694","article-title":"On delay fault testing in logic circuits","author":"lin","year":"1987","journal-title":"Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref16","article-title":"On delay fault testing in logic circuits","author":"lin","year":"1987","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref17","first-page":"342","article-title":"Model for delay faults based upon paths","author":"smith","year":"1985","journal-title":"Proc of International Test Conference"},{"journal-title":"Mentor Graphics","year":"0","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860959"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146993"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.145"},{"key":"ref6","article-title":"Parasitic gate resistance impact on triple-gate finfet cmos inverter","author":"avila","year":"2016","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2016.2585129"},{"key":"ref8","article-title":"Transition faults in combinational circuits: Input transition test generation and fault simulation","author":"levendel","year":"1986","journal-title":"Proceedings International Symposium on Fault-Tolerant Computing"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.261012"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.28"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2014.6847806"},{"key":"ref9","article-title":"Exploring the basic of ac scan","author":"crouch","year":"2004","journal-title":"EE Evaluation Engineering"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583983"},{"key":"ref22","article-title":"Identifying high timing variability speed-limiting paths under aging","author":"srivastava","year":"2017","journal-title":"Proc of IEEE Latin-American Test Symposium"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.120"},{"journal-title":"Cadence Design Systems","year":"0","key":"ref24"},{"key":"ref23","article-title":"A methodology for identifying high timing variability paths in complex designs","author":"srivastava","year":"2015","journal-title":"Proc of Asian Test Symposium"}],"event":{"name":"2017 IEEE International Test Conference (ITC)","start":{"date-parts":[[2017,10,31]]},"location":"Fort Worth, TX","end":{"date-parts":[[2017,11,2]]}},"container-title":["2017 IEEE International Test Conference (ITC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8227522\/8242015\/08242072.pdf?arnumber=8242072","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T17:35:13Z","timestamp":1517852113000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8242072\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/test.2017.8242072","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}