{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T19:11:19Z","timestamp":1725390679148},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,10]]},"DOI":"10.1109\/test.2017.8242077","type":"proceedings-article","created":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T21:33:50Z","timestamp":1514842430000},"page":"1-10","source":"Crossref","is-referenced-by-count":0,"title":["A run-pause-resume silicon debug technique with cycle granularity for multiple clock domain systems"],"prefix":"10.1109","author":[{"given":"Shuo-Lian","family":"Hong","sequence":"first","affiliation":[]},{"given":"Kuen-Jong","family":"Lee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"1281","DOI":"10.7873\/DATE.2015.0621","article-title":"A Breakpoint-Based Silicon Debug Technique with Cycle-Granularity for Handshake-Based SoC","author":"hsin-chen chen","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041867"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2010.2049923"},{"key":"ref13","first-page":"1","article-title":"Eliminating Data Invalidation in Debugging Multiple-Clock Chips","author":"gao","year":"2011","journal-title":"Proc Design Automation and Test in Europe"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ITC-ASIA.2017.8097109"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.71"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2252030"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783724"},{"journal-title":"Opencores","year":"0","key":"ref18"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20050194"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2003.1199169"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753280"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.66"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2016.7804015"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.42"},{"key":"ref2","article-title":"Understanding Clock Domain Crossing Issues","author":"verma","year":"2007","journal-title":"EE Times"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.113"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7427980"}],"event":{"name":"2017 IEEE International Test Conference (ITC)","start":{"date-parts":[[2017,10,31]]},"location":"Fort Worth, TX","end":{"date-parts":[[2017,11,2]]}},"container-title":["2017 IEEE International Test Conference (ITC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8227522\/8242015\/08242077.pdf?arnumber=8242077","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,8]],"date-time":"2019-10-08T22:32:13Z","timestamp":1570573933000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8242077\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,10]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/test.2017.8242077","relation":{},"subject":[],"published":{"date-parts":[[2017,10]]}}}