{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:22:19Z","timestamp":1775067739863,"version":"3.50.1"},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/test.2018.8624725","type":"proceedings-article","created":{"date-parts":[[2019,1,25]],"date-time":"2019-01-25T03:09:16Z","timestamp":1548385756000},"page":"1-10","source":"Crossref","is-referenced-by-count":35,"title":["Defect injection, Fault Modeling and Test Algorithm Generation Methodology for STT-MRAM"],"prefix":"10.1109","author":[{"given":"S. M.","family":"Nair","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Bishnoi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. B.","family":"Tahoori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Tshagharyan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Grigoryan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Harutyunyan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Zorian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/43\/21\/215001"},{"key":"ref32","first-page":"1","article-title":"Diagnosis for MRAM write disturbance fault","author":"su","year":"2007","journal-title":"ITC"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2822343"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915402"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2004.1347645"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.57.04FN01"},{"key":"ref11","first-page":"265","article-title":"Parametric failure modeling and yield analysis for STT-MRAM","author":"nair","year":"2018","journal-title":"DATE"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.48.08HD02"},{"key":"ref13","first-page":"532","article-title":"Impact of resistive-open defects on the heat current of TASMRAM architectures","author":"azevedo","year":"2012","journal-title":"DATE"},{"key":"ref14","first-page":"1431","article-title":"Impact of process-variations in STTRAM and adaptive boosting for robustness","author":"motaman","year":"2015","journal-title":"DATE"},{"key":"ref15","first-page":"54","article-title":"STTRAM scaling and retention failure","volume":"17","author":"naeimi","year":"2013","journal-title":"Intel Technol J"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1063\/1.4908142"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2760861"},{"key":"ref18","first-page":"124","article-title":"MRAM Defect Analysis and Fault Modeling","author":"su","year":"2004","journal-title":"ITC"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547779"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297306"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2015.29"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035342"},{"key":"ref3","year":"2015","journal-title":"International Technology Roadmap for Semiconductors (ITRS)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2391254"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2016.7805834"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2015.24"},{"key":"ref8","article-title":"IBM, Samsung Put New Spin on MRAM","author":"colin johnson","year":"2016","journal-title":"published at eetimes"},{"key":"ref7","first-page":"296","article-title":"A 45nm 1Mb embedded STT-MRAM with design techniques to minimize read-disturbance","author":"kim","year":"2011","journal-title":"2011 Symposium on VLSI Circuits - Digest of Technical Papers VLSIC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.909792"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105334"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2017.29"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818747"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2011.5873205"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.98"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2016.2541629"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2014.6783375"},{"key":"ref26","first-page":"554","article-title":"Opportunistic write for fast and reliable STT-MRAM","author":"sayed","year":"2017","journal-title":"DATE"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2630315"}],"event":{"name":"2018 IEEE International Test Conference (ITC)","location":"Phoenix, AZ, USA","start":{"date-parts":[[2018,10,29]]},"end":{"date-parts":[[2018,11,1]]}},"container-title":["2018 IEEE International Test Conference (ITC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8610502\/8624670\/08624725.pdf?arnumber=8624725","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T22:06:41Z","timestamp":1643234801000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8624725\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/test.2018.8624725","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}