{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T08:27:08Z","timestamp":1759134428394,"version":"3.37.3"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2018,7,1]],"date-time":"2018-07-01T00:00:00Z","timestamp":1530403200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"EU FP7 Project P-SOCRATES","award":["611016"],"award-info":[{"award-number":["611016"]}]},{"name":"EU ERC MULTITHERMAN","award":["291125"],"award-info":[{"award-number":["291125"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Emerg. Topics Comput."],"published-print":{"date-parts":[[2018,7,1]]},"DOI":"10.1109\/tetc.2016.2554318","type":"journal-article","created":{"date-parts":[[2016,4,21]],"date-time":"2016-04-21T18:17:26Z","timestamp":1461262646000},"page":"330-342","source":"Crossref","is-referenced-by-count":6,"title":["Runtime Support for Multiple Offload-Based Programming Models on Clustered Manycore Accelerators"],"prefix":"10.1109","volume":"6","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8705-0761","authenticated-orcid":false,"given":"Alessandro","family":"Capotondi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrea","family":"Marongiu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8068-3806","authenticated-orcid":false,"given":"Luca","family":"Benini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/2287076.2287090"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2010.36"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503272"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2013.06.002"},{"key":"ref31","first-page":"513","article-title":"Scheduling multi-tenant cloud workloads\n on accelerator-based systems","author":"sengupta","year":"0","journal-title":"Proc Int Conf High Perform Comput Netw Storage Anal"},{"key":"ref30","article-title":"Multi-threaded kernel offloading to GPGPU using hyper-q on kepler architecture","author":"wende","year":"2014","journal-title":"ZIB-Report"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626411000151"},{"journal-title":"&#x201D;OmpSs-OpenCL programming model heterogeneous system&#x201D;","year":"0","key":"ref36"},{"year":"0","key":"ref35"},{"key":"ref34","first-page":"84","article-title":"Early experiences with the OpenMP accelerator\n model","author":"liao","year":"0","journal-title":"Proceedings of 9th International Workshop on OpenMP"},{"year":"0","key":"ref10"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1996130.1996160"},{"year":"0","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2014.6742908"},{"year":"0","key":"ref13"},{"year":"0","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1435458.1435461"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2518037.2491464"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.40"},{"key":"ref18","first-page":"114","article-title":"OpenMP on the\n low-power TI Keystone II ARM\/DSP system-on-Chip","author":"stotzer","year":"0","journal-title":"Proceedings of 9th International Workshop on OpenMP"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-24595-9_15"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2556863.2556868"},{"year":"0","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2015.15"},{"year":"0","key":"ref3"},{"year":"0","key":"ref6"},{"journal-title":"Hot Chips A Symposium on High Performance Chips","year":"2013","author":"rogers","key":"ref29"},{"year":"0","key":"ref5"},{"year":"0","key":"ref8"},{"article-title":"Knights corner, intels first many integrated core (MIC)\n architecture product","year":"0","author":"george","key":"ref7"},{"year":"0","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228568"},{"article-title":"A better way to cloud","year":"0","author":"verma","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176441"},{"year":"0","key":"ref22"},{"year":"0","key":"ref21"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2159430.2159440"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2010.5650274"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451160"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2723772.2723773"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1806596.1806639"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HiPC.2014.7116910"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346318"},{"year":"0","key":"ref25"}],"container-title":["IEEE Transactions on Emerging Topics in Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6245516\/8453960\/07457625.pdf?arnumber=7457625","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T12:10:30Z","timestamp":1643199030000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7457625\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,7,1]]},"references-count":44,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tetc.2016.2554318","relation":{},"ISSN":["2168-6750","2376-4562"],"issn-type":[{"type":"electronic","value":"2168-6750"},{"type":"electronic","value":"2376-4562"}],"subject":[],"published":{"date-parts":[[2018,7,1]]}}}