{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,11]],"date-time":"2026-07-11T16:29:42Z","timestamp":1783787382269,"version":"3.55.0"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Spanish MINECO and ERDF","award":["TEC2013-45638-C3-2-R"],"award-info":[{"award-number":["TEC2013-45638-C3-2-R"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Emerg. Topics Comput."],"published-print":{"date-parts":[[2018,4,1]]},"DOI":"10.1109\/tetc.2016.2581700","type":"journal-article","created":{"date-parts":[[2016,6,20]],"date-time":"2016-06-20T20:27:12Z","timestamp":1466454432000},"page":"207-218","source":"Crossref","is-referenced-by-count":32,"title":["Memristive Crossbar Memory Lifetime Evaluation and Reconfiguration Strategies"],"prefix":"10.1109","volume":"6","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5774-1473","authenticated-orcid":false,"given":"Peyman","family":"Pouyan","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Esteve","family":"Amat","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1625-1472","authenticated-orcid":false,"given":"Antonio","family":"Rubio","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"4309","DOI":"10.1109\/TED.2011.2167513","article-title":"Modeling the universal set \/ reset characteristics of filament growth","volume":"58","author":"field","year":"2011","journal-title":"IEEE Trans Electron Devices"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VARI.2014.6957074"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6860604"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2015.7127378"},{"key":"ref14","author":"vourkas","year":"2015","journal-title":"Memristor-Based Nanoelectronic Computing Circuits and Architectures"},{"key":"ref15","first-page":"30","article-title":"Intrinsic Switching Variability in HfO2 RRAM","author":"fantini","year":"2013","journal-title":"Proc IEEE Int MEMS Workshop"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724732"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2013.2291994"},{"key":"ref18","first-page":"my.7.1","article-title":"Variability of resistive switching memories and its impact on crossbar array performance","author":"an","year":"2011","journal-title":"Proc IEEE Int Reliab Phys Symp"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131539"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SNW.2012.6243331"},{"key":"ref27","first-page":"33","article-title":"A collection of dice problems","author":"conroy","year":"2015","journal-title":"Tech Math Rep"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-011-6264-9"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s10854-015-2848-z"},{"key":"ref5","first-page":"724","article-title":"Dynamical\n properties and design analysis for nonvolatile memristor memories","volume":"58","author":"yenpo","year":"2010","journal-title":"IEEE Transactions on Circuits and Systems I Regular Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1063\/1.3236506"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref1","year":"0"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2463104"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2277715"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724685"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"713","DOI":"10.1109\/NANO.2003.1231012","article-title":"A\n defect-tolerant memory architecture for molecular electronics","volume":"2","author":"lee","year":"2003","journal-title":"IEEE Trans Nanotechnology"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.96"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180594"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2006.877431"}],"container-title":["IEEE Transactions on Emerging Topics in Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6245516\/8372818\/07494670.pdf?arnumber=7494670","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:25:55Z","timestamp":1642004755000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7494670\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4,1]]},"references-count":27,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tetc.2016.2581700","relation":{},"ISSN":["2168-6750"],"issn-type":[{"value":"2168-6750","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,4,1]]}}}