{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T22:31:34Z","timestamp":1757543494991,"version":"3.37.3"},"reference-count":62,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Science Foundation","award":["#116786"],"award-info":[{"award-number":["#116786"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Emerg. Topics Comput."],"published-print":{"date-parts":[[2018,4,1]]},"DOI":"10.1109\/tetc.2016.2588724","type":"journal-article","created":{"date-parts":[[2016,7,14]],"date-time":"2016-07-14T00:39:26Z","timestamp":1468456766000},"page":"219-232","source":"Crossref","is-referenced-by-count":14,"title":["Comprehensive Reliability-Aware Statistical Timing Analysis Using a Unified Gate-Delay Model for Microprocessors"],"prefix":"10.1109","volume":"6","author":[{"given":"Taizhi","family":"Liu","sequence":"first","affiliation":[]},{"given":"Chang-Chih","family":"Chen","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8244-4793","authenticated-orcid":false,"given":"Linda","family":"Milor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DCIS.2014.7035559"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/16.658683"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2015.06.078"},{"key":"ref32","first-page":"243","article-title":"Estimation of remaining life using embedded SRAM for wearout parameter extraction","author":"kim","year":"2015","journal-title":"Proc IEEE Int Workshop Adv Sens Interfaces"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2014.6818769"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6861125"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1063\/1.371590"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2007.910130"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2006.1705198"},{"key":"ref34","first-page":"1","article-title":"AC NBTI studies in the 1 Hz–2 GHz\n range on dedicated on-chip CMOS circuit","author":"fernandez","year":"2006","journal-title":"Proc Int Electron Devices Meet"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2012.2236650"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/2442116.2442119"},{"key":"ref61","first-page":"205","article-title":"Predicting time-delays under real-time scheduling for linear model predictive control","author":"shi","year":"2013","journal-title":"Proc Int Conf Comput Netw Commun Workshops CyberPhys Syst"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241795"},{"year":"2011","key":"ref27","article-title":"HSPICE User Guide"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2157828"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008810"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784455"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2008.2011666"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2169686"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.05.016"},{"key":"ref24","first-page":"574","article-title":"Current source based standard cell model for accurate signal integrity and timing analysis","author":"goel","year":"2008","journal-title":"Proc IEEE Des Autom Test Eur"},{"key":"ref23","first-page":"568","article-title":"A current source model for CMOS logic\n cells considering multiple input switching and stack effect","author":"amelifard","year":"2008","journal-title":"Proc IEEE Des Autom Test Eur"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391526"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/BMAS.2006.283464"},{"year":"0","key":"ref50"},{"year":"2015","key":"ref51"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796490"},{"year":"0","key":"ref58"},{"year":"2004","key":"ref57","article-title":"HotSpot Temperature Modeling Tool"},{"year":"2006","key":"ref56","article-title":"PrimeTime Power Modeling Tool"},{"year":"0","key":"ref55"},{"year":"0","key":"ref54"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2015.10.002"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2520658"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457168"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"500","DOI":"10.1109\/16.987122","article-title":"impact of mosfet gate oxide breakdown on digital circuit operation and reliability","volume":"49","author":"kaczer","year":"2002","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2015.06.105"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2013.6523590"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.79"},{"key":"ref14","first-page":"1660","article-title":"Worst case efficiency of LHSMC yield estimator of electrical circuits","volume":"3","author":"keramat","year":"1997","journal-title":"Proc Int Symp Circuits Syst"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146930"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681573"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429419"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159782"},{"key":"ref19","first-page":"31","article-title":"A\n statistical gate delay model for intra-chip and inter-chip variabilities","author":"okada","year":"2003","journal-title":"Proc Asia South Pacific Des Autom Conf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.213"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509663"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630044"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2013.2237910"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.168"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2010.5784734"},{"year":"0","key":"ref49"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2296499"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085438"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1214\/aos\/1176347963"},{"article-title":"ARESLab: Adaptive regression splines toolbox for matlab\/octave","year":"2011","author":"jekabsons","key":"ref48"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2015.06.008"},{"journal-title":"Statistics for Experimenters","year":"2005","author":"box","key":"ref42"},{"key":"ref41","first-page":"367","article-title":"Analytic modeling of leakage current through multiple breakdown paths in SiO2 films","author":"miranda","year":"2001","journal-title":"Proc Int Rel Phys Symp"},{"key":"ref44","first-page":"60","article-title":"S2P: A stable 2-pole RC delay and\n coupling noise metric","author":"acar","year":"1999","journal-title":"Proc ACM Great Lake Symposium on Very Large Scale Integration"},{"journal-title":"IC Interconnect Analysis","year":"2002","author":"celik","key":"ref43"}],"container-title":["IEEE Transactions on Emerging Topics in Computing"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/6245516\/8372818\/7511693-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6245516\/8372818\/07511693.pdf?arnumber=7511693","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:53:23Z","timestamp":1649444003000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7511693\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4,1]]},"references-count":62,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tetc.2016.2588724","relation":{},"ISSN":["2168-6750"],"issn-type":[{"type":"electronic","value":"2168-6750"}],"subject":[],"published":{"date-parts":[[2018,4,1]]}}}