{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:32:05Z","timestamp":1740169925700,"version":"3.37.3"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Emerg. Topics Comput."],"published-print":{"date-parts":[[2018,4,1]]},"DOI":"10.1109\/tetc.2016.2588725","type":"journal-article","created":{"date-parts":[[2016,7,14]],"date-time":"2016-07-14T00:39:26Z","timestamp":1468456766000},"page":"184-199","source":"Crossref","is-referenced-by-count":5,"title":["Low-Leakage 3D Stacked Hybrid NEMFET-CMOS Dual\u00a0Port Memory"],"prefix":"10.1109","volume":"6","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8492-1998","authenticated-orcid":false,"given":"Marius","family":"Enachescu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mihai","family":"Lefter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George Razvan","family":"Voicu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7132-2291","authenticated-orcid":false,"given":"Sorin Dan","family":"Cotofana","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2011","key":"ref39"},{"key":"ref38","article-title":"CACTI 6.0: A tool to model large caches","author":"muralimanohar","year":"2009","journal-title":"HP Lab Palo Alto CA USA Tech Rep HPL-2009-85"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271936"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/24.257816"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241915"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2007.4430905"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e91-c.4.543"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.06.038"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2008.2010453"},{"key":"ref34","first-page":"144","article-title":"8.4 A 28Gb\/s 1pJ\/b shared-inductor optical receiver with 56% chip-area reduction in 28\n nm CMOS","author":"huang","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131645"},{"year":"2012","key":"ref40"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609384"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.911070"},{"key":"ref13","article-title":"White paper: Nano-electro-mechanical switches","author":"tsamados","year":"2008","journal-title":"Ecole Polytechnique Fédérale Lausanne Stanford University University of California at Berkeley"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419011"},{"key":"ref15","first-page":"306","article-title":"Design and analysis of hybrid NEMS-CMOS circuits for ultra low-power applications","author":"dadgour","year":"0","journal-title":"Proc Des Autom Conf"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687490"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2186822"},{"key":"ref18","first-page":"151","article-title":"Energy effective 3D stacked hybrid\n NEMFET-CMOS caches","author":"lefter","year":"0","journal-title":"Proc IEEE\/ACM Int Symp Nanoscale Archit"},{"key":"ref19","first-page":"55","article-title":"Which is the best dual-port SRAM in 45-nm\n process Technology? 8T, 10T single end, and 10T differential","author":"noguchi","year":"0","journal-title":"Proc IEEE Int Conf Integr Circuit Des Technol Tutorial"},{"key":"ref28","article-title":"Recent achievements in Verilog-A compact modeling","author":"coram","year":"2009","journal-title":"MOS-AK\/GSA Workshop Baltimore"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.687996"},{"year":"2009","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.58"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818291"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.1997.596617"},{"key":"ref5","first-page":"60","article-title":"Circuit-level techniques to control gate leakage for sub-100 nm CMOS","author":"hamzaoglu","year":"0","journal-title":"Proc Int Symp Low Power Electron Des"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2002.996794"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.40"},{"key":"ref2","article-title":"Exponential challenges, exponential rewards—the future of\n Moore's law","author":"borkar","year":"0","journal-title":"Proc Int Conf Very Large Scale Integr Syst Chip"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424383"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106787"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125925"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2007.2"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2063411"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2008.04.013"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6571905"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609348"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.827793"},{"key":"ref41","first-page":"6","article-title":"Investigation on TSV impact on 65 nm CMOS\n devices and circuits","author":"chaabouni","year":"0","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"journal-title":"CMOS VLSI Design A Circuits and Systems Perspective","year":"2010","author":"weste","key":"ref23"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2012.2206364"},{"key":"ref26","article-title":"BSIM-IMG: Surface potential based UTBSOI MOSFET model","author":"karim","year":"2011","journal-title":"Nano-TeraWorkshop Next Generation MOSFET Compact Models EPFL Switzerland"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2082545"},{"key":"ref25","article-title":"Compact models for future generation CMOS","author":"lu","year":"2011","journal-title":"Ph D dissertation Graduate Division Univ California Berkley"}],"container-title":["IEEE Transactions on Emerging Topics in Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6245516\/8372818\/07511701.pdf?arnumber=7511701","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:25:55Z","timestamp":1642004755000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7511701\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4,1]]},"references-count":46,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tetc.2016.2588725","relation":{},"ISSN":["2168-6750"],"issn-type":[{"type":"electronic","value":"2168-6750"}],"subject":[],"published":{"date-parts":[[2018,4,1]]}}}