{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T00:05:35Z","timestamp":1744157135499,"version":"3.37.3"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Fonds de recherche Quebec Nature et technologies FRQNT"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Emerg. Topics Comput."],"published-print":{"date-parts":[[2018,10,1]]},"DOI":"10.1109\/tetc.2016.2594957","type":"journal-article","created":{"date-parts":[[2016,7,27]],"date-time":"2016-07-27T18:47:46Z","timestamp":1469645266000},"page":"498-510","source":"Crossref","is-referenced-by-count":2,"title":["Efficient Performance Evaluation of Multi-Core SIMT Processors with Hot Redundancy"],"prefix":"10.1109","volume":"6","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0360-1747","authenticated-orcid":false,"given":"Seyyed Hasan","family":"Mozafari","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brett H.","family":"Meyer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1099-1360(199801)7:1<34::AID-MCDA161>3.0.CO;2-6"},{"year":"0","key":"ref38"},{"year":"0","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.32"},{"key":"ref31","first-page":"640","article-title":"Reducing the complexity of defect level modeling using the clustering effect","author":"de sousa","year":"0","journal-title":"Proc Des Autom Test Europe Conf Exhibition"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/66.53188"},{"key":"ref37","doi-asserted-by":"crossref","first-page":"1370","DOI":"10.1016\/j.jpdc.2008.05.014","article-title":"A performance study of general purpose applications on graphics processors using CUDA","volume":"68","author":"che","year":"2008","journal-title":"J Parallel Distrib Comput"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2006.302743"},{"year":"0","key":"ref34"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742112"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2015.7315135"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2012.8"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.57"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923415"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.09.1209.0021"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"47","DOI":"10.2197\/ipsjtsldm.3.47","article-title":"Performance evaluation of a dynamically\n switchable SIMD\/MIMD processor by using an image recognition applications","volume":"3","author":"shohei","year":"2010","journal-title":"IPSJ Trans Syst LSI Design Method"},{"year":"0","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1993.590575"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437584"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187563"},{"key":"ref28","first-page":"282","article-title":"Avoiding cache thrashing due to private data placement in last-level cache for many-core scaling","author":"meng","year":"0","journal-title":"Proc IEEE Int Conf Comput Des"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718358"},{"key":"ref3","first-page":"1","article-title":"On the opportunity to improve system yield with multi-core architectures","author":"markovsky","year":"0","journal-title":"Proc Int Workshop on Des Manufacturabil Yield"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"589","DOI":"10.1147\/rd.494.0589","article-title":"Introduction to the Cell multiprocessor","volume":"49","author":"kahle","year":"2005","journal-title":"IBM J Res Develop"},{"key":"ref5","first-page":"1","article-title":"Trading off area, yield and performance via hybrid\n redundancy in multi-core architectures","author":"gao","year":"0","journal-title":"Proc IEEE 31st VLSI Test Symp"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2012","author":"hennessy","key":"ref29"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081422"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1109\/JSSC.2009.2034076","article-title":"A 45 nm 8-core enterprise Xeon processor","volume":"45","author":"stefan","year":"2010","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364539"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378613"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.705525"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.44"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2334298"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.28"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.205"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1145\/1454115.1454124","article-title":"Core Cannibalization Architecture: Improving Lifetime Chip Performance for Multicore Processors in the Presence of Hard Faults","author":"bogdan f romanescu","year":"2008","journal-title":"In International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref26","doi-asserted-by":"crossref","DOI":"10.1007\/b117406","author":"bushnell","year":"2002","journal-title":"Esentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.353"}],"container-title":["IEEE Transactions on Emerging Topics in Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6245516\/8558622\/07524017.pdf?arnumber=7524017","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T02:58:44Z","timestamp":1643252324000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7524017\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10,1]]},"references-count":39,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tetc.2016.2594957","relation":{},"ISSN":["2168-6750","2376-4562"],"issn-type":[{"type":"electronic","value":"2168-6750"},{"type":"electronic","value":"2376-4562"}],"subject":[],"published":{"date-parts":[[2018,10,1]]}}}