{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,14]],"date-time":"2026-04-14T16:01:27Z","timestamp":1776182487069,"version":"3.50.1"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,10,1]],"date-time":"2018-10-01T00:00:00Z","timestamp":1538352000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"US National Science Foundation","doi-asserted-by":"publisher","award":["ECCS-0925993"],"award-info":[{"award-number":["ECCS-0925993"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"US National Science Foundation","doi-asserted-by":"publisher","award":["ECCS-0903448"],"award-info":[{"award-number":["ECCS-0903448"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Emerg. Topics Comput."],"published-print":{"date-parts":[[2018,10,1]]},"DOI":"10.1109\/tetc.2016.2597799","type":"journal-article","created":{"date-parts":[[2016,8,2]],"date-time":"2016-08-02T18:15:02Z","timestamp":1470161702000},"page":"538-550","source":"Crossref","is-referenced-by-count":9,"title":["An Energy-Efficient NoC Router with Adaptive Fault-Tolerance Using Channel Slicing and On-Demand TMR"],"prefix":"10.1109","volume":"6","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4691-425X","authenticated-orcid":false,"given":"Cheng","family":"Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mo","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul","family":"Ampadu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"Proc 22nd Int l Symp Computer Architecture"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540721"},{"key":"ref32","first-page":"1","article-title":"Realistic workload characterization and analysis for networks-on-chip design","author":"gratz","year":"2010","journal-title":"Proceedings of the Workshop on Chip Multiprocessor Memory Systems and Interconnect"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.33"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485950"},{"key":"ref37","article-title":"Benchmarking modern multiprocessors","author":"bienia","year":"2011"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"ref35","article-title":"Efficient microarchitecture for network-on-chip routers","author":"becker","year":"2012"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253187"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2015.09.001"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110470"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428095"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.61"},{"key":"ref13","first-page":"424","article-title":"Hermes:\n Architecting a top-performing fault-tolerant routing algorithm for networks-on-chips","author":"iordanou","year":"2014","journal-title":"Proc IEEE 32nd Int Conf Comput Des"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2425887"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598108"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024929"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2011.6139156"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540722"},{"key":"ref19","doi-asserted-by":"crossref","DOI":"10.1145\/2786572.2786590","article-title":"Highly fault-tolerant\n NoC routing with application-aware congestion management","author":"lee","year":"2015","journal-title":"Proc 9th Int Symp Netw -Chip"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2014.7008767"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2012.6231078"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.23"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.24"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2276399"},{"key":"ref29","first-page":"1","article-title":"Energy-efficient NoC with variable channel width","author":"li","year":"2015","journal-title":"Proc 58th Int Midwest Symp Circuits Syst"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2181509"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593117"},{"key":"ref7","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311888"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0694"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763109"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2014.7008772"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081597"},{"key":"ref24","doi-asserted-by":"crossref","DOI":"10.1145\/2786572.2788713","article-title":"A framework for combining concurrent\n checking and on-line embedded test for low-latency fault detection in NoC routers","author":"saltarelli","year":"2015","journal-title":"Proc 9th Int Symp Netw -Chip"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.15"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835942"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/NAS.2013.28"}],"container-title":["IEEE Transactions on Emerging Topics in Computing"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/6245516\/8558622\/7529147-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6245516\/8558622\/07529147.pdf?arnumber=7529147","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:53:22Z","timestamp":1649444002000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7529147\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10,1]]},"references-count":40,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tetc.2016.2597799","relation":{},"ISSN":["2168-6750","2376-4562"],"issn-type":[{"value":"2168-6750","type":"electronic"},{"value":"2376-4562","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,10,1]]}}}