{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,16]],"date-time":"2026-01-16T20:10:10Z","timestamp":1768594210222,"version":"3.49.0"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1420864"],"award-info":[{"award-number":["1420864"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Emerg. Topics Comput."],"published-print":{"date-parts":[[2019,1,1]]},"DOI":"10.1109\/tetc.2016.2598283","type":"journal-article","created":{"date-parts":[[2016,8,4]],"date-time":"2016-08-04T14:09:48Z","timestamp":1470319788000},"page":"18-30","source":"Crossref","is-referenced-by-count":56,"title":["Automated High-Level Generation of Low-Power Approximate Computing Circuits"],"prefix":"10.1109","volume":"7","author":[{"given":"Kumud","family":"Nepal","sequence":"first","affiliation":[{"name":"Brown University, Providence, RI"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1830-0346","authenticated-orcid":false,"given":"Soheil","family":"Hashemi","sequence":"additional","affiliation":[{"name":"Brown University, Providence, RI"}]},{"given":"Hokchhay","family":"Tann","sequence":"additional","affiliation":[{"name":"Brown University, Providence, RI"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6927-8527","authenticated-orcid":false,"given":"R. Iris","family":"Bahar","sequence":"additional","affiliation":[{"name":"Brown University, Providence, RI"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8232-4516","authenticated-orcid":false,"given":"Sherief","family":"Reda","sequence":"additional","affiliation":[{"name":"Brown University, Providence, RI"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2010.5682905"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1735223.1735249"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403679"},{"key":"ref30","year":"0","journal-title":"Verilator the fastest free Verilog HDL simulator"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993675"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372600"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722256"},{"key":"ref14","first-page":"504","article-title":"A methodology for energy-quality tradeoff using imprecise aardware","author":"huang","year":"0","journal-title":"Proc Des Autom Conf"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1671954.1671959"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.31"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/11572961_28"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.51"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457059"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228504"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/5.371964"},{"key":"ref27","first-page":"957","article-title":"Approximate logic synthesis for error tolerant applications","author":"shin","year":"0","journal-title":"Proc Des Autom Test Europe Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450124"},{"key":"ref6","first-page":"903","article-title":"Approximate logic circuits for low overhead, non-intrusive concurrent error detection","author":"choudhury","year":"0","journal-title":"Proc Des Autom Test Europe Conf"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540710"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"790","DOI":"10.1109\/JPROC.2008.917729","article-title":"Convergence of recognition, mining, and synthesis workloads and its implications","volume":"96","author":"chen","year":"0","journal-title":"Proc IEEE"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"301","DOI":"10.1145\/2248487.2151008","article-title":"Architecture support for disciplined approximate programming","volume":"47","author":"esmaeilzadeh","year":"2012","journal-title":"ACM SIGPLAN Notices"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837492"},{"key":"ref9","first-page":"158","article-title":"Probabilistic arithmetic and energy efficient embedded signal processing","author":"george","year":"0","journal-title":"Proc Int Conf Compilers Archit Synthesis Embedded Syst"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2012.6489164"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744863"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2027626"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1109\/MC.2004.1274006","article-title":"Speeding up processing with approximation circuits","volume":"37","author":"lu","year":"2004","journal-title":"Computer"},{"key":"ref24","author":"muchnick","year":"2003","journal-title":"Advanced Compiler Design & Implementation"},{"key":"ref23","first-page":"779","article-title":"Approximate logic synthesis under general error magnitude and erequency constraints","author":"miao","year":"0","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457093"},{"key":"ref25","first-page":"1","article-title":"ABACUS: A technique for automated behavioral synthesis of approximate computing circuits","author":"nepal","year":"0","journal-title":"Proc Des Autom Test Europe Conf"}],"container-title":["IEEE Transactions on Emerging Topics in Computing"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/6245516\/8657702\/7533498-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6245516\/8657702\/07533498.pdf?arnumber=7533498","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,25]],"date-time":"2025-08-25T20:47:18Z","timestamp":1756154838000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7533498\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1,1]]},"references-count":33,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tetc.2016.2598283","relation":{},"ISSN":["2168-6750","2376-4562"],"issn-type":[{"value":"2168-6750","type":"electronic"},{"value":"2376-4562","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,1,1]]}}}