{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,9]],"date-time":"2026-01-09T18:27:03Z","timestamp":1767983223464,"version":"3.49.0"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,4,1]],"date-time":"2018-04-01T00:00:00Z","timestamp":1522540800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"PERFECT program of the Defense Advanced Research Projects Agency"},{"name":"Software and Hardware Foundations of the National Science Foundation"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Emerg. Topics Comput."],"published-print":{"date-parts":[[2018,4,1]]},"DOI":"10.1109\/tetc.2016.2640185","type":"journal-article","created":{"date-parts":[[2016,12,17]],"date-time":"2016-12-17T05:55:49Z","timestamp":1481954149000},"page":"172-183","source":"Crossref","is-referenced-by-count":11,"title":["An Exploration of Applying Gate-Length-Biasing Techniques to Deeply-Scaled FinFETs Operating in Multiple Voltage Regimes"],"prefix":"10.1109","volume":"6","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4195-8181","authenticated-orcid":false,"given":"Tiansong","family":"Cui","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ji","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yanzhi","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shahin","family":"Nazarian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Massoud","family":"Pedram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657079"},{"key":"ref30","year":"0"},{"key":"ref10","first-page":"161","article-title":"A fine-grained many vt design methodology for ultra low voltage operations","author":"seok","year":"2012","journal-title":"Proc ACM\/IEEE Int Symp Low Power Electron Des"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450554"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770805"},{"key":"ref13","article-title":"Finfet: The promises and the challenges","author":"kawa","year":"2012","journal-title":"Synopsys Insight Newsletter"},{"key":"ref14","article-title":"Leakage issues in ic design: trends, estimation and avoidance","author":"devgan","year":"2003","journal-title":"Proc ACM\/IEEE Int Conf Comput -Aided Des"},{"key":"ref15","first-page":"732","article-title":"Improving dual VT technology by simultaneous gate sizing and mechanical stress optimization","author":"gu","year":"2011","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.916341"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996661"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164982"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393978"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742093"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.28"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IGCC.2014.7039170"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.12691\/ajeee-2-4-2"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897976"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.72"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.857313"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753292"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228572"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228573"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852162"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"1579","DOI":"10.7873\/DATE.2015.0520","article-title":"Leakage Power Reduction for Deeply-Scaled FinFET Circuits Operating in Multiple Voltage Regimes Using Fine-Grained Gate-Length Biasing Technique","author":"ji li","year":"2015","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref20","year":"0"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2014.7028218"},{"key":"ref21","year":"0"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2013.6633788"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.101"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691155"},{"key":"ref25","year":"0"}],"container-title":["IEEE Transactions on Emerging Topics in Computing"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/6245516\/8372818\/7784736-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6245516\/8372818\/07784736.pdf?arnumber=7784736","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:53:23Z","timestamp":1649444003000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7784736\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,4,1]]},"references-count":31,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tetc.2016.2640185","relation":{},"ISSN":["2168-6750"],"issn-type":[{"value":"2168-6750","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,4,1]]}}}