{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:32:08Z","timestamp":1740169928230,"version":"3.37.3"},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100002322","name":"CAPES","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003593","name":"CNPq","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004963","name":"FP7","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004963","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Consortium Synaptic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Emerg. Topics Comput."],"published-print":{"date-parts":[[2017,4,1]]},"DOI":"10.1109\/tetc.2016.2644381","type":"journal-article","created":{"date-parts":[[2016,12,23]],"date-time":"2016-12-23T09:54:59Z","timestamp":1482486899000},"page":"247-259","source":"Crossref","is-referenced-by-count":1,"title":["SAT-Based Formulation for Logical Capacity Evaluation of VIA-Configurable Structured ASIC"],"prefix":"10.1109","volume":"5","author":[{"given":"Vinicius Dal","family":"Bem","sequence":"first","affiliation":[]},{"given":"Felipe S.","family":"Marranghello","sequence":"additional","affiliation":[]},{"given":"Andre I.","family":"Reis","sequence":"additional","affiliation":[]},{"given":"Renato P.","family":"Ribas","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","article-title":"Equivalence classes of logic functions","author":"sasao","year":"1999","journal-title":"Switching Theory for Logic Synthesis"},{"year":"2012","key":"ref30"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2020876.2020901"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2410764"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.895248"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418976"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2010.1108"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2005.116"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770763"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419686"},{"key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2010.5742066"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/EE.1938.6431064"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2042882"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2292514"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1117\/12.659984"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2170712"},{"year":"2015","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863196"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081409"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2010.5642683"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278568"},{"key":"ref9","first-page":"1","article-title":"Design guidelines towards compact litho-friendly regular cells","author":"g\u00f3mez","year":"0","journal-title":"Proc Int Conf Archit Comput Syst"},{"journal-title":"Design for Manufacturability and Yield for Nano-Scale CMOS","year":"2007","author":"chiang","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024743"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176581"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.884051"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2012.6403145"},{"key":"ref23","first-page":"369","article-title":"RADAR:\n RET-aware detailed routing using fast lithography simulations","author":"mitra","year":"0","journal-title":"Proc ACM\/IEEE Des Autom Conf"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337556"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271867"}],"container-title":["IEEE Transactions on Emerging Topics in Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6245516\/7938807\/07795203.pdf?arnumber=7795203","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:40:35Z","timestamp":1641987635000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7795203\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4,1]]},"references-count":31,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tetc.2016.2644381","relation":{},"ISSN":["2168-6750"],"issn-type":[{"type":"electronic","value":"2168-6750"}],"subject":[],"published":{"date-parts":[[2017,4,1]]}}}