{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,6]],"date-time":"2025-12-06T16:42:21Z","timestamp":1765039341241,"version":"3.37.3"},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2017,4,1]],"date-time":"2017-04-01T00:00:00Z","timestamp":1491004800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000287","name":"Royal Academy of Engineering","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000287","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Emerg. Topics Comput."],"published-print":{"date-parts":[[2017,4,1]]},"DOI":"10.1109\/tetc.2017.2654268","type":"journal-article","created":{"date-parts":[[2017,1,17]],"date-time":"2017-01-17T19:51:40Z","timestamp":1484682700000},"page":"260-270","source":"Crossref","is-referenced-by-count":43,"title":["A Flexible Online Checking Technique to Enhance Hardware Trojan Horse Detectability by Reliability Analysis"],"prefix":"10.1109","volume":"5","author":[{"given":"Rajat Subhra","family":"Chakraborty","sequence":"first","affiliation":[]},{"given":"Samuel","family":"Pagliarini","sequence":"additional","affiliation":[]},{"given":"Jimson","family":"Mathew","sequence":"additional","affiliation":[]},{"given":"Sree Ranjani","family":"Rajendran","sequence":"additional","affiliation":[]},{"given":"M. Nirmala","family":"Devi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/43.46809"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676478"},{"key":"ref33","first-page":"82","article-title":"Linear complementary dual code improvement to strengthen encoded circuit against hardware Trojan horses","author":"ngo","year":"2015","journal-title":"Proc IEEE Int Symp Hardw -Orient Sec Trust"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1016\/j.cose.2009.03.002"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2009.5224959"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1558607.1558671"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675606"},{"article-title":"Reliability analysis methods and improvement techniques applicable to digital circuits","year":"2013","author":"pagliarini","key":"ref36"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2008.07.002"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1023\/A:1008244815697","article-title":"On-line testing for VLSI&#x2014;a compendium of approaches","volume":"12","author":"nicolaidis","year":"1998","journal-title":"J Electron Testing"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2460551"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2013.6581564"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CADS.2013.6714240"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"year":"2007","key":"ref1","article-title":"TRUST in integrated circuits (TIC)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366196"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-15031-9_12"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.Design.2009.22"},{"key":"ref24","first-page":"388","article-title":"Differential power analysis","author":"kocher","year":"1999","journal-title":"Proc 19th Annu Int Cryptology Conf Advances Cryptology"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"224","DOI":"10.1007\/978-3-642-21040-2_15","article-title":"Differential fault analysis of the advanced encryption standard using a single fault","author":"tunstall","year":"2011","journal-title":"Information Security Theory and Practice Security and Privacy of Mobile Devices in Wireless Communication"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.261"},{"key":"ref11","first-page":"495","article-title":"Securing computer hardware using 3D integrated circuit (IC) technology and split manufacturing for obfuscation","volume":"13","author":"imeson","year":"2013","journal-title":"Proc USENIX Security07"},{"year":"2016","key":"ref40","article-title":"AMBA specifications"},{"key":"ref12","first-page":"1","article-title":"Embedded reconfigurable logic for ASIC design obfuscation against supply chain attacks","author":"liu","year":"2014","journal-title":"Proc Des Autom Test Europe Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2009.5340158"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687425"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2012.2196252"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HASE.2008.37"},{"key":"ref17","article-title":"Hardware Trojan designs on BASYS FPGA board","author":"chen","year":"2008","journal-title":"Embedded Systems Challenge"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-48324-4_29"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513122"},{"key":"ref4","first-page":"382","article-title":"Trojan side-channels: Lightweight hardware Trojans through side-channel engineering","author":"lin","year":"2009","journal-title":"Proc Workshop Cryptographic Hardware Embedded Syst"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-14971-4_7"},{"key":"ref6","first-page":"396","article-title":"MERO: A statistical approach for hardware Trojan detection","author":"chakraborty","year":"2009","journal-title":"Proc Workshop Cryptographic Hardware Embedded Syst"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2014.12"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2014.6873671"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2093547"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.47"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687424"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2008.4616787"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2387353"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2010.5603933"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.06.042"},{"key":"ref42","first-page":"57","author":"szefer","year":"2014","journal-title":"Hardware-Enhanced Security for Cloud Computing"},{"year":"2015","key":"ref41","article-title":"ISCAS high-level models"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2816818"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516654"}],"container-title":["IEEE Transactions on Emerging Topics in Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6245516\/7938807\/07820075.pdf?arnumber=7820075","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:15:09Z","timestamp":1642004109000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7820075\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,4,1]]},"references-count":49,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tetc.2017.2654268","relation":{},"ISSN":["2168-6750"],"issn-type":[{"type":"electronic","value":"2168-6750"}],"subject":[],"published":{"date-parts":[[2017,4,1]]}}}