{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:32:12Z","timestamp":1740169932999,"version":"3.37.3"},"reference-count":58,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Emerg. Topics Comput."],"published-print":{"date-parts":[[2020,4,1]]},"DOI":"10.1109\/tetc.2017.2760927","type":"journal-article","created":{"date-parts":[[2017,10,20]],"date-time":"2017-10-20T18:05:00Z","timestamp":1508522700000},"page":"545-558","source":"Crossref","is-referenced-by-count":4,"title":["Skeleton-Based Synthesis Flow for Computation-in-Memory Architectures"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8764-7779","authenticated-orcid":false,"given":"Jintao","family":"Yu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4175-6560","authenticated-orcid":false,"given":"Razvan","family":"Nane","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4480-2489","authenticated-orcid":false,"given":"Imran","family":"Ashraf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9911-4846","authenticated-orcid":false,"given":"Mottaqiallah","family":"Taouil","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8961-0387","authenticated-orcid":false,"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4506-5732","authenticated-orcid":false,"given":"Henk","family":"Corporaal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9310-4885","authenticated-orcid":false,"given":"Koen","family":"Bertels","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2015","key":"ref39","article-title":"International technology roadmap for semiconductors 2.0"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717783"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2016.7843030"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1063\/1.1823026"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/23\/30\/305205"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms9407"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1021\/nn401212p"},{"key":"ref35","first-page":"603","author":"lehtonen","year":"2014","journal-title":"Memristive Stateful Logic"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.1676620"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2011.2167489"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357122"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.ins.2014.01.015"},{"key":"ref1","first-page":"125","author":"saecker","year":"2013","journal-title":"Big Data Analytics on Modern Hardware Architectures A Technology Survey"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-014-0348-z"},{"key":"ref22","first-page":"219","article-title":"High level programming for FPGA based image and video processing using hardware skeletons","author":"benkrid","year":"2001","journal-title":"Proc IEEE Symp Field-Programmable Custom Comput Mach"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2013.29"},{"key":"ref24","first-page":"165","article-title":"Skeleton-based design and simulation flow for computation-in-memory architectures","author":"yu","year":"2016","journal-title":"Proc IEEE\/ACM Int Symp Nanoscale Archit"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.825848"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.0806642106"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/2629677"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927083"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2016.7753542"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2049867"},{"key":"ref55","doi-asserted-by":"crossref","first-page":"625","DOI":"10.1038\/nmat3070","article-title":"A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta2O5-x\/TaO2-x bilayer structures","volume":"10","author":"lee","year":"2011","journal-title":"Nature Mater"},{"article-title":"Memristor with channel region in thermal equilibrium with containing region","year":"2016","author":"miao","key":"ref54"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180594"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180587"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2016.7568411"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1465482.1465560"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.240"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.39"},{"key":"ref14","first-page":"218","article-title":"System timing","author":"seitz","year":"1980","journal-title":"Introduction to VLSI Systems"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180598"},{"journal-title":"Algorithms for VLSI Design Automation","year":"1999","author":"gerez","key":"ref16"},{"journal-title":"Algorithmic Skeletons Structured Management of Parallel Computation","year":"1991","author":"cole","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751241"},{"key":"ref19","first-page":"35:1","article-title":"Bones: An automatic skeleton-based C-to-CUDA compiler for GPUs","volume":"11","author":"nugteren","year":"2014","journal-title":"ACM Trans Archit Code Optim"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2005.1388765"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2845084"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1038\/nature06932","article-title":"The missing memristor found","volume":"453","author":"strukov","year":"2008","journal-title":"Nature"},{"key":"ref8","first-page":"427","article-title":"The programmable logic-in-memory (PLiM) computer","author":"gaillardon","year":"2016","journal-title":"Proc Des Autom Test Eur Conf Exhib"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/22\/48\/485203"},{"key":"ref9","first-page":"1718","article-title":"Memristor based computation-in-memory architecture for data-intensive applications","author":"hamdioui","year":"2015","journal-title":"Proc Des Autom Test Eur Conf Exhib"},{"year":"2016","key":"ref46","article-title":"Systemc"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON.1994.369139"},{"year":"2008","key":"ref48","article-title":"Xeon processor x7460"},{"key":"ref47","first-page":"363","author":"wheeler","year":"1995","journal-title":"TEA a Tiny Encryption Algorithm"},{"article-title":"Communication driven mapping of applications on multicore platforms","year":"2016","author":"ashraf","key":"ref42"},{"key":"ref41","first-page":"1","article-title":"Intra-application data-communication characterization","author":"ashraf","year":"2015","journal-title":"Proc 1st Int Workshop Commun Archit Extreme Scale"},{"key":"ref44","first-page":"175","author":"canis","year":"2016","journal-title":"LegUp High-Level Synthesis"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"}],"container-title":["IEEE Transactions on Emerging Topics in Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6245516\/9109372\/08076720.pdf?arnumber=8076720","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:29:34Z","timestamp":1642004974000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8076720\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4,1]]},"references-count":58,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tetc.2017.2760927","relation":{},"ISSN":["2168-6750","2376-4562"],"issn-type":[{"type":"electronic","value":"2168-6750"},{"type":"electronic","value":"2376-4562"}],"subject":[],"published":{"date-parts":[[2020,4,1]]}}}