{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:32:12Z","timestamp":1740169932414,"version":"3.37.3"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"VLSI Design and Education Center"},{"DOI":"10.13039\/501100004721","name":"University of Tokyo","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004721","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100007140","name":"Synopsys","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100007140","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006422","name":"Cadence Design Systems","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006422","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Mentor Graphics Corporation"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Emerg. Topics Comput."],"published-print":{"date-parts":[[2020,7,1]]},"DOI":"10.1109\/tetc.2017.2767070","type":"journal-article","created":{"date-parts":[[2017,10,27]],"date-time":"2017-10-27T18:41:31Z","timestamp":1509129691000},"page":"591-601","source":"Crossref","is-referenced-by-count":1,"title":["A Flexible Scan-in Power Control Method in Logic BIST and Its Evaluation with TEG Chips"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5845-1299","authenticated-orcid":false,"given":"Takaaki","family":"Kato","sequence":"first","affiliation":[]},{"given":"Senling","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Yasuo","family":"Sato","sequence":"additional","affiliation":[]},{"given":"Seiji","family":"Kajihara","sequence":"additional","affiliation":[]},{"given":"Xiaoqing","family":"Wen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297695"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805617"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.67"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.27"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2015.1410"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.47"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2012.6231071"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2332465"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.50"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1995.529879"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2540654"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805616"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2014.38"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456928"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894297"},{"year":"0","key":"ref29"},{"key":"ref5","first-page":"49","article-title":"Low power serial built-in self-test","author":"hertwig","year":"0","journal-title":"Proc Eur Test Workshop"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.1999.804523"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2016.7477289"},{"journal-title":"Power-Aware Testing and Test Strategies for Low Power Devices","year":"2009","author":"girard","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766696"},{"journal-title":"Essential of Electronic Testing for Digital Memory & Mixed-signal VLSI Circuits","year":"2000","author":"bushnell","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510828"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041775"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.189"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2016.59"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2016.40"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843824"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/43.875312"}],"container-title":["IEEE Transactions on Emerging Topics in Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6245516\/9185109\/08086224.pdf?arnumber=8086224","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T17:21:41Z","timestamp":1651080101000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8086224\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7,1]]},"references-count":29,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tetc.2017.2767070","relation":{},"ISSN":["2168-6750","2376-4562"],"issn-type":[{"type":"electronic","value":"2168-6750"},{"type":"electronic","value":"2376-4562"}],"subject":[],"published":{"date-parts":[[2020,7,1]]}}}