{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T02:35:04Z","timestamp":1772159704798,"version":"3.50.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,7,1]],"date-time":"2020-07-01T00:00:00Z","timestamp":1593561600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Ryerson University Faculty of Engineering and Architectural Science Dean's Research Fund"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Emerg. Topics Comput."],"published-print":{"date-parts":[[2020,7,1]]},"DOI":"10.1109\/tetc.2017.2785126","type":"journal-article","created":{"date-parts":[[2017,12,19]],"date-time":"2017-12-19T14:23:46Z","timestamp":1513693426000},"page":"668-687","source":"Crossref","is-referenced-by-count":0,"title":["On the Theory and Design of Polynomial Division Circuits"],"prefix":"10.1109","volume":"8","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4264-4117","authenticated-orcid":false,"given":"Vadim","family":"Geurkov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/12.250610"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20000530"},{"key":"ref12","first-page":"660","article-title":"On design of 16-bit signature analyzer circuits equipped with primitive characteristic polynomials","author":"ahmad","year":"2012","journal-title":"Proc 1st Taibah Univ Int Conf Comput Inf Technol"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.48"},{"key":"ref14","first-page":"161","article-title":"Signature rollback with extreme compaction - a technique for testing robust VLSI circuits with reduced hardware overhead","volume":"39","author":"indlekofer","year":"2013","journal-title":"Annales Univ Sci Budapest Sect Comp"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-007-5053-z"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197675"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-008-5080-4"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.182"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"979","DOI":"10.1109\/TVLSI.2005.853624","article-title":"Design and analysis of compact dictionaries for diagnosis in scan-BIST","volume":"13","author":"liu","year":"2005","journal-title":"IEEE Trans Very Large Scale Integration Syst"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1155\/2014\/465907"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/82.142030"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/92.502194"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2009.43"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770792"},{"key":"ref5","first-page":"1192","article-title":"An apprach to analong and mixed-signal BIST based on pseudo-random testing","author":"wei","year":"2008","journal-title":"Proc Int Conf Commun Circuits Syst"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2004.842091"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045068"},{"key":"ref2","author":"rao","year":"1974","journal-title":"Error Coding for Arithmetic Processors"},{"key":"ref9","first-page":"33","article-title":"On the design of modulo $2^{n}\\pm 1$2n±1 residue generators","author":"tsoumanis","year":"2013","journal-title":"Proc IFIP\/IEEE 21st Int Conf VLSI SoC"},{"key":"ref1","author":"peterson","year":"1972","journal-title":"Error Correcting Codes"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-007-5043-1"},{"key":"ref22","author":"szabo","year":"1967","journal-title":"Residue Arithmetic and its Application to Computer Technology"},{"key":"ref21","author":"lin","year":"2004","journal-title":"Error Control Coding"},{"key":"ref24","first-page":"354","article-title":"Increased fault coverage through multiple signatures","author":"hassen","year":"1984","journal-title":"Proc Int Fault-Tolerant Comput Symp"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1137\/0111005"},{"key":"ref26","first-page":"252","article-title":"Error-locating codes","author":"chang","year":"1965","journal-title":"Proc IEEE Int Convention Rec"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/S0377-0427(00)00342-3"}],"container-title":["IEEE Transactions on Emerging Topics in Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6245516\/9185109\/08226824.pdf?arnumber=8226824","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:21:41Z","timestamp":1651065701000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8226824\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7,1]]},"references-count":28,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tetc.2017.2785126","relation":{"has-preprint":[{"id-type":"doi","id":"10.32920\/21518007.v1","asserted-by":"object"},{"id-type":"doi","id":"10.32920\/21518007","asserted-by":"object"}]},"ISSN":["2168-6750","2376-4562"],"issn-type":[{"value":"2168-6750","type":"electronic"},{"value":"2376-4562","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,7,1]]}}}