{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,24]],"date-time":"2025-12-24T12:28:44Z","timestamp":1766579324829},"reference-count":52,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Emerg. Topics Comput."],"published-print":{"date-parts":[[2018]]},"DOI":"10.1109\/tetc.2018.2823315","type":"journal-article","created":{"date-parts":[[2018,4,6]],"date-time":"2018-04-06T00:31:08Z","timestamp":1522974668000},"page":"1-1","source":"Crossref","is-referenced-by-count":9,"title":["On the Difficulty of Inserting Trojans in Reversible Computing Architectures"],"prefix":"10.1109","author":[{"given":"Xiaotong","family":"Cui","sequence":"first","affiliation":[]},{"given":"Samah Mohamed","family":"Saeed","sequence":"additional","affiliation":[]},{"given":"Alwin","family":"Zulehner","sequence":"additional","affiliation":[]},{"given":"Robert","family":"Wille","sequence":"additional","affiliation":[]},{"given":"Kaijie","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[]},{"given":"Ramesh","family":"Karri","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2013.6581564"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40349-1_12"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6165069"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629984"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.871622"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120777"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.299"},{"key":"ref36","article-title":"Hardware trojans-prevention, detection, countermeasures (a literature review)","author":"beaumont","year":"2011"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927033"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297399"},{"key":"ref28","first-page":"353","article-title":"Reversible logic circuit synthesis","author":"shende","year":"2002","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Des"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-23479-3_2"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775915"},{"key":"ref2","first-page":"3","article-title":"Theory of self-reproducing automata","volume":"5","author":"von neumann","year":"1966","journal-title":"IEEE Trans Neural Netw"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.53.0183"},{"key":"ref20","first-page":"1140","article-title":"Synthesis of Approximate Coders for On-Chip Interconnects Using Reversible Logic","author":"robert wille","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1117\/12.967135"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0152"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.811448"},{"key":"ref23","article-title":"All-optical reversible logic gates with optically controlled bacteriorhodopsin protein-coated microresonators","volume":"2012","author":"roy","year":"2011","journal-title":"Advances in Optical Technol"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2001.955065"},{"key":"ref25","first-page":"138","article-title":"Bit permutation instructions for accelerating software cryptography","author":"shi","year":"2000","journal-title":"Proc IEEE Int Conf Appl -Specific Syst Archit Processors"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2008.43"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref10","first-page":"996","article-title":"One-pass design of reversible circuits: Combining embedding and synthesis for reversible logic","volume":"37","author":"zulehner","year":"2018","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.52.3457"},{"key":"ref40","first-page":"1","article-title":"High-level synthesis for run-time hardware trojan detection and recovery","author":"cui","year":"2014","journal-title":"Proc 51st ACM\/EDAC\/IEEE Design Autom Conf"},{"key":"ref12","first-page":"270","article-title":"Exact synthesis of elementary quantum gate circuits","volume":"15","author":"gro\u00dfe","year":"2009"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2011.54"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-20860-2_16"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2244643"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/PHYCMP.1994.363692"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/MIXDES.2017.8005196"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927101"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176648"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/nature10872"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.176.0525"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/237814.237866"},{"key":"ref5","author":"chuang","year":"2000","journal-title":"Quantum Computation and Quantum Information"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2011.40"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1994.365700"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.77"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2431211.2431220"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.831576"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2016.2520910"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2004.84"},{"key":"ref47","article-title":"Fault localization in reversible circuits is easier than for classical circuits","author":"ramasamy","year":"2004","journal-title":"Proc Int Workshop Logic Synthesis"},{"key":"ref42","article-title":"Identifying inactive nets in function mode of circuits","volume":"54","author":"cui","year":"2017","journal-title":"J Comput Res Develop"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2093547"},{"key":"ref44","first-page":"51","article-title":"Hardware trojan detection using path delay fingerprint","author":"jin","year":"2008","journal-title":"Proc IEEE Int Workshop on Hardware-Oriented Secur Trust"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.61"}],"container-title":["IEEE Transactions on Emerging Topics in Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6245516\/6558478\/08331941.pdf?arnumber=8331941","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:16:38Z","timestamp":1642004198000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8331941\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":52,"URL":"https:\/\/doi.org\/10.1109\/tetc.2018.2823315","relation":{},"ISSN":["2168-6750"],"issn-type":[{"value":"2168-6750","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}