{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T20:31:41Z","timestamp":1740169901371,"version":"3.37.3"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Emerg. Topics Comput."],"published-print":{"date-parts":[[2021,1,1]]},"DOI":"10.1109\/tetc.2019.2893735","type":"journal-article","created":{"date-parts":[[2019,1,18]],"date-time":"2019-01-18T19:36:26Z","timestamp":1547840186000},"page":"379-389","source":"Crossref","is-referenced-by-count":2,"title":["Multi-Rate Programmable Equalizer for M-PHY Serial Interface"],"prefix":"10.1109","volume":"9","author":[{"given":"ANDREAS","family":"TSIMPOS","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"ANDREAS","family":"CHRISTOS DEMARTINOS","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2687-0285","authenticated-orcid":false,"given":"SPYRIDON","family":"VLASSIS","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5705-0779","authenticated-orcid":false,"given":"GEORGE","family":"SOULIOTIS","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818567"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2014.2369332"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864119"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2475996"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2134450"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.07.003"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/WOCN.2014.6923049"},{"year":"2002","key":"ref11","article-title":"NRZ bandwidth – LF cutoff and baseline wander"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.34"},{"year":"2003","author":"caroselli","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2005.857118"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2530680"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1002\/cta.1982"},{"key":"ref17","first-page":"77","article-title":"Broadband programmable equalizer and limiting amplifier for an XFI interface in 45 nm CMOS","author":"sonna","year":"2009","journal-title":"Proc Argentine School Micro-Nanoelectronics Technol Appl"},{"key":"ref18","article-title":"A low power 3.125 Gbps CMOS analog equalizer for serial links","volume":"31","author":"hao","year":"2010","journal-title":"J Semicond"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2599528"},{"key":"ref28","first-page":"2105","article-title":"Modeling and verification of high-speed wired links with Verilog-AMS","author":"hsieh","year":"2016","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757506"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2003.1249467"},{"key":"ref3","first-page":"273","article-title":"A 1.0 Gb\/s BiCMOS multi-channel optical interface transmitter and receiver chip set for high resolution digital displays","author":"lee","year":"2001","journal-title":"Proc Int Conf Consum Electron"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215779"},{"key":"ref29","article-title":"Pattern generator model for Jitter-tolerance simulation","author":"muller","year":"0","journal-title":"Designers Guide Community"},{"journal-title":"MIPI Alliance","year":"2015","key":"ref5"},{"year":"0","key":"ref8"},{"key":"ref7","first-page":"144","article-title":"A 180-Mb\/s to 3.2 Gb\/s, continuous-rate, fast-locking CDR without using external reference clock","author":"hwang","year":"0","journal-title":"Proc IEEE Asian Solid-State Circuits Conf"},{"journal-title":"HDMI Forum","year":"2013","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2374176"},{"journal-title":"Design of Integrated Circuits for Optical Communications","year":"2003","author":"razavi","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2418579"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2208671"},{"key":"ref21","first-page":"444","article-title":"A 20 Gb\/s digitally adaptive equalizer\/ DFE with blind sampling","author":"ying","year":"2011","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref24","first-page":"104","article-title":"A 6 Gb\/s RX equalizer adapted using direct measurement of the equalizer output amplitude","author":"uchiki","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref23","first-page":"354","article-title":"A pattern-guided adaptive equalizer in 65 nm CMOS","author":"shahramian","year":"2011","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref26","article-title":"Jitter tolerance testing","author":"derickson","year":"2008","journal-title":"Digital Communications Test and Measurement"},{"year":"2008","key":"ref25"}],"container-title":["IEEE Transactions on Emerging Topics in Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6245516\/9372348\/08618416.pdf?arnumber=8618416","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:53:50Z","timestamp":1652194430000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8618416\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,1]]},"references-count":35,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tetc.2019.2893735","relation":{},"ISSN":["2168-6750","2376-4562"],"issn-type":[{"type":"electronic","value":"2168-6750"},{"type":"electronic","value":"2376-4562"}],"subject":[],"published":{"date-parts":[[2021,1,1]]}}}