{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:47:13Z","timestamp":1772120833897,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Spanish Ministry of Economy and Competitivity","award":["TEC2016-80339-R"],"award-info":[{"award-number":["TEC2016-80339-R"]}]},{"name":"Spanish Ministry of Economy and Competitivity and of the Madrid Community research project","award":["P2018\/TCS-4496"],"award-info":[{"award-number":["P2018\/TCS-4496"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Emerg. Topics Comput."],"published-print":{"date-parts":[[2021,10,1]]},"DOI":"10.1109\/tetc.2019.2922631","type":"journal-article","created":{"date-parts":[[2019,6,12]],"date-time":"2019-06-12T20:02:53Z","timestamp":1560369773000},"page":"1792-1802","source":"Crossref","is-referenced-by-count":16,"title":["Detection of Limited Magnitude Errors in Emerging Multilevel Cell Memories by One-Bit Parity (OBP) or Two-Bit Parity (TBP)"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6226-2880","authenticated-orcid":false,"given":"SHANSHAN","family":"LIU","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2540-5234","authenticated-orcid":false,"given":"PEDRO","family":"REVIRIEGO","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3152-3245","authenticated-orcid":false,"given":"FABRIZIO","family":"LOMBARDI","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1063\/1.3524521"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2252470"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2014.6962060"},{"key":"ref13","author":"lin","year":"2004","journal-title":"Error Control Coding"},{"key":"ref14","first-page":"2397","article-title":"Unequal-error-protection error correction codes for the embedded memories in digital signal processors","volume":"24","author":"tang","year":"2016","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2346182"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1002\/0471792748"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2169094"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1371\/journal.pone.0131964"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2010.2040971"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2095502"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1063\/1.2836410"},{"key":"ref6","first-page":"136","article-title":"Energy and endurance aware design of phase change memory caches","author":"joo","year":"0","journal-title":"Proc Des Autom and Test Eur Conf and Exhib"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RTEST.2018.8397074"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173236"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2353992"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2013.285"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"587","DOI":"10.1007\/s10836-016-5611-3","article-title":"Current-based testing, modeling and monitoring for operational deterioration of a memristor-based LUT","volume":"32","author":"almurib","year":"2016","journal-title":"J Electron Testing Theory Appl"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2010.5724687"},{"key":"ref20","first-page":"1","article-title":"Efficient non-binary hamming coding for limited magnitude errors in MLC PCMs","author":"das","year":"0","journal-title":"Proc IEEE Int Symp Defect Fault Tolerance VLSI Syst"},{"key":"ref22","first-page":"6","article-title":"Unidirectional error control codes and related combinatorial problems","author":"ahlswede","year":"0","journal-title":"Proc 8th Int Workshop Algebraic Combinatorial Coding Theory"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.67"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1049\/el.2015.3535"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2365032"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.52"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2008.160"}],"container-title":["IEEE Transactions on Emerging Topics in Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6245516\/9635600\/08735915.pdf?arnumber=8735915","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:53:48Z","timestamp":1652194428000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8735915\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,1]]},"references-count":26,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tetc.2019.2922631","relation":{},"ISSN":["2168-6750","2376-4562"],"issn-type":[{"value":"2168-6750","type":"electronic"},{"value":"2376-4562","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,10,1]]}}}