{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,28]],"date-time":"2025-09-28T20:48:29Z","timestamp":1759092509855,"version":"3.37.3"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Department of Higher Education, Science & Technology and Biotechnology"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Emerg. Topics Comput."],"published-print":{"date-parts":[[2021,10,1]]},"DOI":"10.1109\/tetc.2019.2963094","type":"journal-article","created":{"date-parts":[[2019,12,31]],"date-time":"2019-12-31T21:04:51Z","timestamp":1577826291000},"page":"2109-2124","source":"Crossref","is-referenced-by-count":17,"title":["Efficient Key-Gate Placement and Dynamic Scan Obfuscation Towards Robust Logic Encryption"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7346-4955","authenticated-orcid":false,"given":"Rajit","family":"Karmakar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4865-7795","authenticated-orcid":false,"given":"Harshit","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Santanu","family":"Chattopadhyay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/s100090050046"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2017.7928946"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2772817"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287693"},{"article-title":"Encrypt flip-flop: A novel logic encryption technique for sequential circuits","year":"2018","author":"karmakar","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942047"},{"key":"ref37","doi-asserted-by":"crossref","first-page":"1048","DOI":"10.1109\/43.536711","article-title":"HOPE: An efficient parallel fault simulator for synchronous sequential circuits","volume":"15","author":"lee","year":"1996","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351235"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2019.8697421"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203757"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2015.7102410"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04138-9_26"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2797019"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702400"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_7"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060492"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2018.8368625"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3190853"},{"journal-title":"SEMI","article-title":"Innovation is at risk: Losses of up to $4 billion annually due to ip infringement","year":"0","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203759"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.299"},{"article-title":"Integrated circuits protected against reverse engineering and method for fabricating the same using an apparent metal contact line terminating on field oxide","year":"2007","author":"chow","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8341984"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511144"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277240"},{"article-title":"Split manufacturing method for advanced semiconductor circuits","year":"2007","author":"jarvis","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-15334-2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-66787-4_10"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2017.29"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858346"},{"year":"0","key":"ref42","article-title":"Synopsys"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702704"},{"key":"ref41","article-title":"IWLS 2005 benchmarks","author":"albrecht","year":"2005","journal-title":"Proc Int Workshop Logic Synthesis"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"},{"year":"0","key":"ref44"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060458"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2437996"},{"key":"ref25","first-page":"936","article-title":"Functional analysis attacks on logic locking","author":"sirone","year":"2019","journal-title":"Proc Design Automation Test Eur Conf Exhib"}],"container-title":["IEEE Transactions on Emerging Topics in Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6245516\/9635600\/08946748.pdf?arnumber=8946748","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:53:48Z","timestamp":1652194428000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8946748\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,1]]},"references-count":45,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tetc.2019.2963094","relation":{},"ISSN":["2168-6750","2376-4562"],"issn-type":[{"type":"electronic","value":"2168-6750"},{"type":"electronic","value":"2376-4562"}],"subject":[],"published":{"date-parts":[[2021,10,1]]}}}