{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,6]],"date-time":"2025-08-06T12:13:15Z","timestamp":1754482395396,"version":"3.37.3"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Center for Probabilistic Spin Logic for Low-Energy Boolean and Non-Boolean Computing"},{"name":"Nanoelectronic Computing Research","award":["2759.006"],"award-info":[{"award-number":["2759.006"]}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Emerg. Topics Comput."],"published-print":{"date-parts":[[2021,10,1]]},"DOI":"10.1109\/tetc.2020.2965079","type":"journal-article","created":{"date-parts":[[2020,1,9]],"date-time":"2020-01-09T21:13:48Z","timestamp":1578604428000},"page":"2146-2157","source":"Crossref","is-referenced-by-count":14,"title":["Probabilistic Interpolation Recoder for Energy-Error-Product Efficient DBNs With p-Bit Devices"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0149-9416","authenticated-orcid":false,"given":"Hossein","family":"Pourmeidani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0216-4303","authenticated-orcid":false,"given":"Shadi","family":"Sheikhfaal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1786-1152","authenticated-orcid":false,"given":"Ramtin","family":"Zand","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6864-7255","authenticated-orcid":false,"given":"Ronald F.","family":"DeMara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"CMOS operational amplifier design","year":"2016","author":"gougol","key":"ref33"},{"key":"ref32","first-page":"1","article-title":"45 nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T\/1MTJ cell","author":"lin","year":"2009","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1038\/nphys783"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/LMAG.2018.2860547"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2013.09.023"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.02.002"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3304105"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2768321"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223662"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1207\/s15516709cog0901_7"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1038\/srep44370","article-title":"Intrinsic optimization using stochastic nanomagnets","volume":"7","author":"sutton","year":"2017","journal-title":"Sci Rep"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1038\/srep30039"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2568762"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-018-34996-2"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICPR.2014.271"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2019.2947011"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2017.7966434"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2012.6252431"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2010.2073481"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TETCI.2018.2829924"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2616483"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"1042","DOI":"10.1103\/PhysRevLett.83.1042","article-title":"Single-domain circular nanomagnets","volume":"83","author":"cowburn","year":"1999","journal-title":"Phys Rev Lett"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446049"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654298"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3007193"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TASLP.2014.2303296"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1162\/neco.2006.18.7.1527"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194558"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/EMC2-NIPS53020.2019.00008"},{"article-title":"Tiny but accurate: A pruned, quantized and optimized memristor crossbar framework for ultra efficient DNN implementation","year":"2019","author":"ma","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715178"},{"key":"ref24","first-page":"1","article-title":"A 45 nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons","author":"seo","year":"2011","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824944"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2743756"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2700234"}],"container-title":["IEEE Transactions on Emerging Topics in Computing"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/6245516\/9635600\/8954781-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6245516\/9635600\/08954781.pdf?arnumber=8954781","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:53:48Z","timestamp":1652194428000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8954781\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,1]]},"references-count":35,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tetc.2020.2965079","relation":{},"ISSN":["2168-6750","2376-4562"],"issn-type":[{"type":"electronic","value":"2168-6750"},{"type":"electronic","value":"2376-4562"}],"subject":[],"published":{"date-parts":[[2021,10,1]]}}}