{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T14:45:05Z","timestamp":1776955505576,"version":"3.51.4"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,10,1]],"date-time":"2021-10-01T00:00:00Z","timestamp":1633046400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Emerg. Topics Comput."],"published-print":{"date-parts":[[2021,10,1]]},"DOI":"10.1109\/tetc.2020.2965193","type":"journal-article","created":{"date-parts":[[2020,1,9]],"date-time":"2020-01-09T21:13:48Z","timestamp":1578604428000},"page":"2139-2145","source":"Crossref","is-referenced-by-count":5,"title":["Combined Symbol Error Correction and Spare Through-Silicon Vias for 3D Memories"],"prefix":"10.1109","volume":"9","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6719-9681","authenticated-orcid":false,"given":"Francisco","family":"Garcia-Herrero","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2220-0594","authenticated-orcid":false,"given":"Alfonso","family":"Sanchez-Macian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7133-9026","authenticated-orcid":false,"given":"Juan Antonio","family":"Maestro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2322599"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2011.01.004"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2019.03.001"},{"key":"ref13","first-page":"435","article-title":"Microarchitecture soft error vulnerability characterization and mitigation under 3D integration technology","author":"zhang","year":"2008","journal-title":"Proc 41st IEEE\/ACM Int Symp Microarchit"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989113"},{"key":"ref15","article-title":"A white paper on the benefits of chipkill-correct ECC for PC server main memory","author":"dell","year":"1997"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2876906"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/92.953498"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2018.8605720"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2018.09.004"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939084"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681638"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2228742"},{"key":"ref5","first-page":"166","article-title":"TSV redundancy: Architecture and design issues in 3D IC","author":"hsieh","year":"2010","journal-title":"Proc Des Autom Test Eur Conf Exhib"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2957758"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2808453"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081648"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2886884"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469556"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.62"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TAES.2018.2852198"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1002\/0471739219"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035318"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894414"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2017.8167757"}],"container-title":["IEEE Transactions on Emerging Topics in Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6245516\/9635600\/08954765.pdf?arnumber=8954765","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:53:47Z","timestamp":1652194427000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8954765\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,1]]},"references-count":27,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tetc.2020.2965193","relation":{},"ISSN":["2168-6750","2376-4562"],"issn-type":[{"value":"2168-6750","type":"electronic"},{"value":"2376-4562","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,10,1]]}}}