{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:48:02Z","timestamp":1775069282326,"version":"3.50.1"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,4,1]],"date-time":"2021-04-01T00:00:00Z","timestamp":1617235200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Emerg. Topics Comput."],"published-print":{"date-parts":[[2021,4,1]]},"DOI":"10.1109\/tetc.2020.2987946","type":"journal-article","created":{"date-parts":[[2020,4,16]],"date-time":"2020-04-16T20:30:08Z","timestamp":1587069008000},"page":"759-773","source":"Crossref","is-referenced-by-count":10,"title":["A Statistical Gate Sizing Method for Timing Yield and Lifetime Reliability Optimization of Integrated Circuits"],"prefix":"10.1109","volume":"9","author":[{"given":"S. M.","family":"Ebrahimipour","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5391-383X","authenticated-orcid":false,"given":"Behnam","family":"Ghavami","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7113-5197","authenticated-orcid":false,"given":"Mohsen","family":"Raji","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629948"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2017.11.022"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2164543"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320885"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2296436"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2013.2267274"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2017.11.009"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2442260"},{"key":"ref40","article-title":"MOS device aging analysis with HSPICE and CustomSim","author":"tudor","year":"0","journal-title":"Synopsys"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2010.5560238"},{"key":"ref12","first-page":"364","article-title":"The impact of NBTI on the performance of combinational and sequential circuits","author":"wang","year":"2007","journal-title":"Proc Des Autom Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691098"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898082"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2011.5753241"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2501310"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630044"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672007"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2016.7483343"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996663"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"ref27","first-page":"331","article-title":"First-order incremental block-based statistical timing analysis","volume":"25","author":"narayan","year":"2006","journal-title":"IEEE Trans Comput -Aided Des Integr Circuits Syst"},{"key":"ref3","article-title":"Reliability- and process variation aware design of VLSI design","author":"alam","year":"2007","journal-title":"Proc Int Symp Phys Failure Anal Integr Circuits"},{"key":"ref6","article-title":"Efficient algorithms for discrete gate sizing and threshold voltage assignment based on an accurate analytical statistical yield gradient","volume":"21","author":"ramprasath","year":"2016","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"ref29","article-title":"Statistical timing analysis for intra-die process variations with spatial correlations","author":"agawal","year":"2003","journal-title":"Proc IEEE\/ACM Int Conf Comput Aided Des"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.884166"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.895797"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896480"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488857"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s11081-012-9208-0"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429431"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2011.03.004"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2015.7102496"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403652"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2018.8353684"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2016.90"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2015.7314433"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2011.5993802"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2861820"}],"container-title":["IEEE Transactions on Emerging Topics in Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6245516\/9447283\/09069424.pdf?arnumber=9069424","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:53:52Z","timestamp":1652194432000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9069424\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,4,1]]},"references-count":42,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tetc.2020.2987946","relation":{},"ISSN":["2168-6750","2376-4562"],"issn-type":[{"value":"2168-6750","type":"electronic"},{"value":"2376-4562","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,4,1]]}}}