{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,22]],"date-time":"2025-12-22T18:35:35Z","timestamp":1766428535271},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Emerg. Topics Comput."],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/tetc.2021.3072286","type":"journal-article","created":{"date-parts":[[2021,4,29]],"date-time":"2021-04-29T19:39:36Z","timestamp":1619725176000},"page":"1-1","source":"Crossref","is-referenced-by-count":6,"title":["PVMC: Task Mapping and Scheduling under Process Variation Heterogeneity in Mixed-Criticality Systems"],"prefix":"10.1109","author":[{"given":"Fahimeh","family":"Bahrami","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Behnaz","family":"Ranjbar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nezam","family":"Rohbani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alireza","family":"Ejlali","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2699435"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2007.47"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2656045.2656057"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.043"},{"key":"ref5","first-page":"1","article-title":"On the scheduling of fault-tolerant mixed-criticality systems","volume-title":"Proc. Des. Autom. Conf.","author":"Huang"},{"key":"ref6","first-page":"439","article-title":"Design and analysis of fault-tolerant digital systems","volume-title":"Google Scholar Digital Library","author":"Johnson","year":"1989"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2173488"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.56"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CODESISSS.2015.7331370"},{"key":"ref10","first-page":"1653","article-title":"The impact of systematic process variations on symmetrical performance in chip multi-processors","volume-title":"Proc. Conf. Des. Autom. Test Eur.","author":"Humenay"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382152"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2871167"},{"key":"ref13","article-title":"Scheduling for HPC systems with process variation heterogeneity","author":"Totoni","year":"2014"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397330"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297402"},{"key":"ref16","article-title":"A $\\mu$\u03bc-architectural model of process variation for near-threshold computing","author":"Karpuzcu","year":"2011"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2012.42"},{"key":"ref18","first-page":"19:1","article-title":"Improving the quality-of-service for scheduling mixed-criticality systems on multiprocessors","volume-title":"Proc. 29th Euromicro Conf. Real-Time Syst.","author":"Pathan"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2012.39"},{"key":"ref20","first-page":"1329","article-title":"Run and be safe: Mixed-criticality scheduling with temporary processor speedup","volume-title":"Proc. Des. Autom. Test Eur. Conf. Exhibit.","author":"Huang"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2016.013"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382539"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2014.6926009"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-014-9202-z"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TSUSC.2018.2801123"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2789904"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594283"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798265"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.3033374"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3031039"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2016.7509413"},{"key":"ref32","volume-title":"Fault-Tolerant Computer System Design","author":"Pradhan","year":"1996"},{"key":"ref33","first-page":"11","article-title":"Do-178b, software considerations in airborne systems and equipment certification","volume":"199","author":"Johnson","year":"1998","journal-title":"Crosstalk"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1201\/9781420011746.ch3"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2007.81"},{"key":"ref36","first-page":"33","article-title":"Cache-related preemption and migration delays: Empirical approximation and impact on schedulability","volume-title":"Proc. Int. Workshop Operating Syst. Platforms Embedded Real-Time Appl.","author":"Bastoni"},{"key":"ref37","first-page":"45","article-title":"Estimation of cache related migration delays for multi-core processors with shared instruction caches","volume-title":"Proc. Int. Conf. Real-Time Netw. Syst.","author":"Hardy"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1851340.1851348"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-013-9184-2"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref41","first-page":"136","article-title":"The m\u00e4lardalen WCET benchmarks: Past, present and future","volume-title":"Proc. 10th Int. Workshop Worst-Case Execution Time Anal.","author":"Gustafsson"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref43","article-title":"IBM ILOG CPLEX optimization studio"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488857"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2080550"}],"container-title":["IEEE Transactions on Emerging Topics in Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6245516\/6558478\/09419712.pdf?arnumber=9419712","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,9]],"date-time":"2024-01-09T23:15:39Z","timestamp":1704842139000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9419712\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":45,"URL":"https:\/\/doi.org\/10.1109\/tetc.2021.3072286","relation":{},"ISSN":["2168-6750","2376-4562"],"issn-type":[{"value":"2168-6750","type":"electronic"},{"value":"2376-4562","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}