{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T16:46:07Z","timestamp":1775493967565,"version":"3.50.1"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T00:00:00Z","timestamp":1648771200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Emerg. Topics Comput."],"published-print":{"date-parts":[[2022,4,1]]},"DOI":"10.1109\/tetc.2022.3141486","type":"journal-article","created":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T21:49:02Z","timestamp":1643320142000},"page":"524-536","source":"Crossref","is-referenced-by-count":5,"title":["A Real-Time Error Detection (RTD) Architecture and Its Use for Reliability and Post-Silicon Validation for F\/F Based Memory Arrays"],"prefix":"10.1109","volume":"10","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2624-3647","authenticated-orcid":false,"given":"Yiannakis","family":"Sazeides","sequence":"first","affiliation":[{"name":"Department of Computer Science, University of Cyprus, Nicosia, Cyprus"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arkady","family":"Bramnik","sequence":"additional","affiliation":[{"name":"Intel Development Center, M.T.M. Scientific Industries Center, Haifa, Israel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ron","family":"Gabor","sequence":"additional","affiliation":[{"name":"Toga Networks, Hod Hasharon, Israel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4542-204X","authenticated-orcid":false,"given":"Ramon","family":"Canal","sequence":"additional","affiliation":[{"name":"Department d'Arquitectura de Computadors, Universitat Politècnica de Catalunya, Barcelona, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb00463.x"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"key":"ref3","article-title":"Error detection in SRAM","author":"Ehligand","year":"2017","journal-title":"Texas Instruments Appl. Rep."},{"key":"ref4","volume-title":"Reliable Computer Systems: Design and Evaluation","author":"Siewiorek","year":"1988"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00055"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837280"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056055"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.19"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000091"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2036362"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763256"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226585"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269335"},{"key":"ref14","article-title":"P6 microcode can be patched","volume":"11","author":"Gwenap","year":"1997","journal-title":"Microprocessor Rep."},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2004.1276550"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2015.7342397"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700593"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-8034-2"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2019.2911540"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2162159"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2890498"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473986"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2015.01.003"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763257"},{"key":"ref27","volume-title":"Digital Integrated Circuits: A Design Perspective","author":"Rabaey","year":"2003"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2000.898070"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DFT50435.2020.9250878"}],"container-title":["IEEE Transactions on Emerging Topics in Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6245516\/9789501\/09694499.pdf?arnumber=9694499","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,13]],"date-time":"2024-01-13T22:13:15Z","timestamp":1705183995000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9694499\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,4,1]]},"references-count":29,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tetc.2022.3141486","relation":{},"ISSN":["2168-6750","2376-4562"],"issn-type":[{"value":"2168-6750","type":"electronic"},{"value":"2376-4562","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,4,1]]}}}