{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,30]],"date-time":"2026-06-30T03:08:06Z","timestamp":1782788886670,"version":"3.54.5"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Emerg. Topics Comput."],"published-print":{"date-parts":[[2023,1,1]]},"DOI":"10.1109\/tetc.2022.3170502","type":"journal-article","created":{"date-parts":[[2022,5,2]],"date-time":"2022-05-02T20:23:49Z","timestamp":1651523029000},"page":"70-81","source":"Crossref","is-referenced-by-count":18,"title":["A Catalog-Based AIG-Rewriting Approach to the Design of Approximate Components"],"prefix":"10.1109","volume":"11","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1417-6328","authenticated-orcid":false,"given":"Mario","family":"Barbareschi","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and Information Technologies, University of Naples Federico II, Naples, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2007-3744","authenticated-orcid":false,"given":"Salvatore","family":"Barone","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Information Technologies, University of Naples Federico II, Naples, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nicola","family":"Mazzocca","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Information Technologies, University of Naples Federico II, Naples, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9275-4608","authenticated-orcid":false,"given":"Alberto","family":"Moriconi","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Information Technologies, University of Naples Federico II, Naples, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2505723"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488873"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744904"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2893356"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-99322-5_6"},{"key":"ref6","article-title":"Yosys-als","author":"Moriconi","year":"2021"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2565262"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-99322-5"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2019.06.002"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3068757"},{"key":"ref11","first-page":"1","article-title":"autoAx: An automatic design space exploration and circuit building methodology utilizing libraries of approximate components","volume-title":"Proc. 56th ACM\/IEEE Des. Automat. Conf.","author":"Mrazek"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228504"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967003"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.280"},{"key":"ref15","first-page":"266","article-title":"An efficient approximate node merging with an error rate guarantee","volume-title":"Proc. 26th Asia South Pacific Des. Automat. Conf.","author":"Tam"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218627"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2598283"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203798"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465702"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3087858"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-99322-5_9"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342067"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.4086\/toc.2017.v013a004"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-73368-3_5"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2664059"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397290"},{"issue":"4","key":"ref29","first-page":"593","article-title":"On a method of circuit synthesis","volume":"35","author":"Lupanov","year":"1970","journal-title":"J. Symbolic Log."},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/s10115-021-01565-5"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3501772"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/BF01197559"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2007.900837"},{"key":"ref34","article-title":"Yosys - A free verilog synthesis suite","volume-title":"Proc. 21st Austrian Workshop Microelectronics","author":"Wolf"},{"issue":"1","key":"ref35","doi-asserted-by":"crossref","first-page":"53","DOI":"10.3233\/SAT190101","article-title":"Boolector 2.0","volume":"9","author":"Niemetz","year":"2014","journal-title":"J. Satisfiability, Boolean Model. Comput."},{"key":"ref36","article-title":"Logic synthesis and optimization benchmarks user guide version 3.0","author":"Yang","year":"1991"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.18"},{"key":"ref38","article-title":"FRAIGs: A unifying representation for logic synthesis and verification","author":"Mishchenko","year":"2005"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/4235.585893"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763130"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2731770"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1049\/el:20082239"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1049\/el.2012.1148"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2295022"}],"container-title":["IEEE Transactions on Emerging Topics in Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6245516\/10058698\/09766079.pdf?arnumber=9766079","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T22:33:00Z","timestamp":1705962780000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9766079\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1,1]]},"references-count":45,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tetc.2022.3170502","relation":{},"ISSN":["2168-6750","2376-4562"],"issn-type":[{"value":"2168-6750","type":"electronic"},{"value":"2376-4562","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,1,1]]}}}