{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,29]],"date-time":"2026-07-29T14:24:57Z","timestamp":1785335097938,"version":"3.55.0"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Key Research and Development Program of China","award":["2021YFB3601304"],"award-info":[{"award-number":["2021YFB3601304"]}]},{"name":"National Key Research and Development Program of China","award":["2021YFB3601300"],"award-info":[{"award-number":["2021YFB3601300"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92164206"],"award-info":[{"award-number":["92164206"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"International Collaboration","award":["B16001"],"award-info":[{"award-number":["B16001"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62001019"],"award-info":[{"award-number":["62001019"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Laboratory Open Fund of Beijing Smart-chip Microelectronics Technology Co., Ltd."}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Emerg. Topics Comput."],"published-print":{"date-parts":[[2023,4,1]]},"DOI":"10.1109\/tetc.2022.3214833","type":"journal-article","created":{"date-parts":[[2022,11,3]],"date-time":"2022-11-03T22:07:45Z","timestamp":1667513265000},"page":"318-330","source":"Crossref","is-referenced-by-count":52,"title":["A Survey of MRAM-Centric Computing: From Near Memory to In Memory"],"prefix":"10.1109","volume":"11","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8874-6269","authenticated-orcid":false,"given":"Yueting","family":"Li","sequence":"first","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tianshuo","family":"Bai","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xinyi","family":"Xu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yundong","family":"Zhang","sequence":"additional","affiliation":[{"name":"National Key Laboratory on Digital Multimedia Chip Technology, Vimicro Corporation, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9972-0478","authenticated-orcid":false,"given":"Bi","family":"Wu","sequence":"additional","affiliation":[{"name":"College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics, Nanjing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9794-8049","authenticated-orcid":false,"given":"Hao","family":"Cai","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Center, Southeast University, Nanjing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9524-7617","authenticated-orcid":false,"given":"Biao","family":"Pan","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8088-0404","authenticated-orcid":false,"given":"Weisheng","family":"Zhao","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Beihang University, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnology18217.2020.9265042"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2726544"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2013.29"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-04196-6"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-018-0770-2"},{"key":"ref37","first-page":"1","article-title":"Triangle counting accelerations: From algorithm to in-memory computing architecture","author":"wang","year":"2021","journal-title":"IEEE Trans Comput"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-021-26678-x"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3055830"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2776954"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2020.2986320"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0092-2"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3140769"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2021.3084997"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2858251"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-00505-5"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-021-00681-y"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824899"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2907886"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3112182"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2931481"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2018.2799005"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2897707"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.compeleceng.2020.106698"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LSSC.2020.3024622"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702206"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2021.3114881"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00042"},{"key":"ref20","first-page":"2198","article-title":"ROCKY: A robust hybrid on-chip memory kit for the processors with STT-MRAM cache technology","volume":"70","author":"talebi","year":"2021","journal-title":"IEEE Trans Comput"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2898391"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2867048"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2015.2398824"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2022.3155277"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00055"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9181003"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927016"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731621"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2989243"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1038\/s41578-019-0159-3"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3431230"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1038\/nmat4566"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2776302"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.2986362"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3038242"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref40","first-page":"75","article-title":"A maximally row-parallel MRAM in-memory-computing macro addressing readout circuit sensitivity and area","author":"deaville","year":"2021","journal-title":"Proc IEEE Eur Solid-State Circuits Conf"}],"container-title":["IEEE Transactions on Emerging Topics in Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6245516\/10144811\/09927218.pdf?arnumber=9927218","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,26]],"date-time":"2023-06-26T18:45:43Z","timestamp":1687805143000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9927218\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4,1]]},"references-count":45,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tetc.2022.3214833","relation":{},"ISSN":["2168-6750","2376-4562"],"issn-type":[{"value":"2168-6750","type":"electronic"},{"value":"2376-4562","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,4,1]]}}}