{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,11]],"date-time":"2026-04-11T06:47:32Z","timestamp":1775890052214,"version":"3.50.1"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100006785","name":"Google","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006785","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Huawei"},{"name":"Intel"},{"DOI":"10.13039\/100016682","name":"VMware","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100016682","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004318","name":"Microsoft","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004318","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"name":"ETH Future Computing Laboratory"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Emerg. Topics Comput."],"published-print":{"date-parts":[[2023,4,1]]},"DOI":"10.1109\/tetc.2022.3226132","type":"journal-article","created":{"date-parts":[[2022,12,19]],"date-time":"2022-12-19T19:46:42Z","timestamp":1671479202000},"page":"388-403","source":"Crossref","is-referenced-by-count":13,"title":["ALP: Alleviating CPU-Memory Data Movement Overheads in Memory-Centric Systems"],"prefix":"10.1109","volume":"11","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0833-0042","authenticated-orcid":false,"given":"Nika Mansouri","family":"Ghiasi","sequence":"first","affiliation":[{"name":"Department of Information Technology and Electrical Engineering (D-ITET), ETH Zurich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nandita","family":"Vijaykumar","sequence":"additional","affiliation":[{"name":"Department of Computer Science, University of Toronto, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1557-4819","authenticated-orcid":false,"given":"Geraldo F.","family":"Oliveira","sequence":"additional","affiliation":[{"name":"Department of Information Technology and Electrical Engineering (D-ITET), ETH Zurich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6773-6395","authenticated-orcid":false,"given":"Lois","family":"Orosa","sequence":"additional","affiliation":[{"name":"Department of Information Technology and Electrical Engineering (D-ITET), ETH Zurich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6133-5670","authenticated-orcid":false,"given":"Ivan","family":"Fernandez","sequence":"additional","affiliation":[{"name":"Department of Computer Architecture, University of Malaga, Málaga, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4029-0175","authenticated-orcid":false,"given":"Mohammad","family":"Sadrosadati","sequence":"additional","affiliation":[{"name":"Department of Information Technology and Electrical Engineering (D-ITET), ETH Zurich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Konstantinos","family":"Kanellopoulos","sequence":"additional","affiliation":[{"name":"Department of Information Technology and Electrical Engineering (D-ITET), ETH Zurich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nastaran","family":"Hajinazar","sequence":"additional","affiliation":[{"name":"Department of Information Technology and Electrical Engineering (D-ITET), ETH Zurich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6514-1571","authenticated-orcid":false,"given":"Juan G\u00f3mez","family":"Luna","sequence":"additional","affiliation":[{"name":"Department of Information Technology and Electrical Engineering (D-ITET), ETH Zurich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0075-2312","authenticated-orcid":false,"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"Department of Information Technology and Electrical Engineering (D-ITET), ETH Zurich, Zürich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2442516.2442530"},{"key":"ref13","first-page":"33","article-title":"CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory","author":"chen","year":"2012","journal-title":"Proc Des Autom and Test Eur Conf and Exhib"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830793"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446059"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.38"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.22"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783757"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2017.56"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3110993"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485963"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611972740.43"},{"key":"ref32","first-page":"99","article-title":"Peer-to-peer architecture case study: Gnutella network","author":"ripeanu","year":"2001","journal-title":"Proc 1st Int Conf Peer-to-Peer Comput"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749728"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714956"},{"key":"ref17","article-title":"Hybrid memory cube specification Rev. 2.0","year":"2013"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123954"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001159"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816020"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830777"},{"key":"ref18","article-title":"Intel VTune amplifier 2019 user guide","year":"2018"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1108\/13565361111127304"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783763"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378497"},{"key":"ref25","first-page":"121","article-title":"Automatically mapping code on an intelligent memory architecture","author":"lee","year":"2001","journal-title":"Proc 7th Int Symp High-Performance Comput Archit"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950411"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774560"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382169"},{"key":"ref22","first-page":"145","article-title":"Memory-centric system interconnect design with hybrid memory cubes","author":"kim","year":"2013","journal-title":"Proc IEEE 22nd Int Conf Parallel Archit Compilation Techn"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830807"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126965"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524546"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.54"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056061"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322266"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/139669.140395"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3319393"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485943"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-30695-7_2"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00058"}],"container-title":["IEEE Transactions on Emerging Topics in Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6245516\/10144811\/09992268.pdf?arnumber=9992268","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,26]],"date-time":"2023-06-26T18:45:37Z","timestamp":1687805137000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9992268\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4,1]]},"references-count":44,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tetc.2022.3226132","relation":{},"ISSN":["2168-6750","2376-4562"],"issn-type":[{"value":"2168-6750","type":"electronic"},{"value":"2376-4562","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,4,1]]}}}