{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:37:18Z","timestamp":1772725038472,"version":"3.50.1"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"European Research Council","award":["757259"],"award-info":[{"award-number":["757259"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Emerg. Topics Comput."],"published-print":{"date-parts":[[2024,1]]},"DOI":"10.1109\/tetc.2023.3315189","type":"journal-article","created":{"date-parts":[[2023,9,19]],"date-time":"2023-09-19T18:16:23Z","timestamp":1695147383000},"page":"7-22","source":"Crossref","is-referenced-by-count":9,"title":["Understanding Bulk-Bitwise Processing In-Memory Through Database Analytics"],"prefix":"10.1109","volume":"12","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1182-3486","authenticated-orcid":false,"given":"Ben","family":"Perach","sequence":"first","affiliation":[{"name":"Andrew and Erna Viterbi Faculty of Electrical and Computer Engineering, Technion–Israel Institute of Technology, Haifa, Israel"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0341-284X","authenticated-orcid":false,"given":"Ronny","family":"Ronen","sequence":"additional","affiliation":[{"name":"Andrew and Erna Viterbi Faculty of Electrical and Computer Engineering, Technion–Israel Institute of Technology, Haifa, Israel"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7156-1572","authenticated-orcid":false,"given":"Benny","family":"Kimelfeld","sequence":"additional","affiliation":[{"name":"Taub Faculty of Computer Science, Technion–Israel Institute of Technology, Haifa, Israel"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7277-7271","authenticated-orcid":false,"given":"Shahar","family":"Kvatinsky","sequence":"additional","affiliation":[{"name":"Andrew and Erna Viterbi Faculty of Electrical and Computer Engineering, Technion–Israel Institute of Technology, Haifa, Israel"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1142473.1142548"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2931188"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2011.17"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00038"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/B978-012088469-8.50096-6"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.202000141"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824830"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446749"},{"key":"ref16","first-page":"802","article-title":"FloatPIM: In-memory acceleration of deep neural network training with high precision","volume-title":"Proc. ACM\/IEEE 46th Annu. Int. Symp. Comput. Archit.","author":"Imani"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2819080"},{"key":"ref19","volume-title":"Memory Systems: Cache, DRAM, Disk","author":"Jacob","year":"2007"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.14778\/3368289.3368298"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"ref22","first-page":"469","article-title":"McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures","volume-title":"Proc. IEEE\/ACM 42nd Annu. Int. Symp. Microarchitecture","author":"Li"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431524"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.54"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.14778\/3137628.3137659"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-36524-9"},{"issue":"4","key":"ref29","doi-asserted-by":"crossref","DOI":"10.3390\/ijgi9040249","article-title":"Evaluation of replication mechanisms on selected database systems","volume":"9","author":"Pohanka","year":"2020","journal-title":"ISPRS Int. J. Geo-Inf."},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00042"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2017.8106959"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2882603"},{"key":"ref33","first-page":"273","article-title":"Ambit: In-memory accelerator for bulk bitwise operations using commodity dram technology","volume-title":"Proc. IEEE\/ACM 50th Annu. Int. Symp. Microarchitecture","author":"Seshadri"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2019.8875663"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.2890033"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714939"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480071"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056056"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00041"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.14778\/3476249.3476265"},{"key":"ref44","doi-asserted-by":"crossref","DOI":"10.1186\/s11671-020-03299-9","article-title":"Resistive random access memory (RRAM): An overview of materials, switching mechanism, performance, multilevel cell (MLC) storage, modeling, and applications","volume":"15","author":"Zahoor","year":"2020","journal-title":"Nanoscale Res. Lett."},{"key":"ref45","first-page":"639","article-title":"DP-Sim: A full-stack simulation infrastructure for digital processing in-memory architectures","volume-title":"Proc. 26th Asia South Pacific Des. Automat. Conf.","author":"Zhou"}],"container-title":["IEEE Transactions on Emerging Topics in Computing"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6245516\/10474150\/10255629.pdf?arnumber=10255629","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,26]],"date-time":"2024-03-26T13:54:47Z","timestamp":1711461287000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10255629\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,1]]},"references-count":39,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tetc.2023.3315189","relation":{},"ISSN":["2168-6750","2376-4562"],"issn-type":[{"value":"2168-6750","type":"electronic"},{"value":"2376-4562","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,1]]}}}