{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,6]],"date-time":"2025-11-06T12:01:45Z","timestamp":1762430505808},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2011,7,1]],"date-time":"2011-07-01T00:00:00Z","timestamp":1309478400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Ind. Electron."],"published-print":{"date-parts":[[2011,7]]},"DOI":"10.1109\/tie.2010.2080653","type":"journal-article","created":{"date-parts":[[2010,9,29]],"date-time":"2010-09-29T19:22:47Z","timestamp":1285788167000},"page":"3101-3109","source":"Crossref","is-referenced-by-count":65,"title":["Modular Multiplication and Exponentiation Architectures for Fast RSA Cryptosystem Based on Digit Serial Computation"],"prefix":"10.1109","volume":"58","author":[{"given":"Gustavo D.","family":"Sutter","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Pierre","family":"Deschamps","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos\u00e9 Luis","family":"Imana","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"crossref","first-page":"3998","DOI":"10.1109\/TIE.2009.2017091","article-title":"Selecting profitable custom instructions for area-time-efficient realization on reconfigurable architectures","volume":"56","author":"lam","year":"2009","journal-title":"IEEE Trans Ind Electron"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269231"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2004.1434229"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2006.12.003"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.922321"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2003.1291939"},{"key":"ref13","first-page":"iii467","article-title":"A regular parallel RSA processor","volume":"3","author":"liu","year":"2004","journal-title":"Proc 47th MWSCAS"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213341"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1999.762831"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465668"},{"key":"ref17","author":"koc","year":"1994","journal-title":"High-speed RSA implementation"},{"key":"ref18","author":"deschamps","year":"2009","journal-title":"Hardware Implementation of Finite-Field Arithmetic"},{"key":"ref19","author":"knuth","year":"1981","journal-title":"The art of computer programming"},{"key":"ref28","year":"2010","journal-title":"ASIC Design Kit 3 1 for TSMC 0 18 um"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2007.898281"},{"key":"ref27","year":"2008","journal-title":"Xilinx ISE Design Suite 10 1 Software Manuals"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2010.2040557"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.2307\/2007970"},{"key":"ref29","year":"2009","journal-title":"Leonardo Spectrum User's Manual"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2007.898279"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000524"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20040791"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1976.1055638"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/el:19991230"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/359340.359342"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-009-0108-7"},{"key":"ref22","year":"2001","journal-title":"TSMC 0 18 m Process 1 8-Volt SAGE-X Standard Cell Library Databook"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1002\/0471741426"},{"key":"ref24","year":"2009","journal-title":"ISE Design Suite Software Manuals"},{"key":"ref23","year":"2007","journal-title":"Virtex-II Platform FPGAs Complete Data Sheet (DS031)"},{"key":"ref26","year":"2010","journal-title":"Virtex-5 FPGA Data Sheet DC and Switching Characteristics (DS202)"},{"key":"ref25","year":"2009","journal-title":"XST (Xilinx Synthesis Technologie) User Guide UG627"}],"container-title":["IEEE Transactions on Industrial Electronics"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/41\/5873561\/05585822.pdf?arnumber=5585822","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:45:52Z","timestamp":1633913152000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5585822\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,7]]},"references-count":32,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tie.2010.2080653","relation":{},"ISSN":["0278-0046","1557-9948"],"issn-type":[{"value":"0278-0046","type":"print"},{"value":"1557-9948","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,7]]}}}