{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T00:33:42Z","timestamp":1769733222243,"version":"3.49.0"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2011,10,1]],"date-time":"2011-10-01T00:00:00Z","timestamp":1317427200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Ind. Electron."],"published-print":{"date-parts":[[2011,10]]},"DOI":"10.1109\/tie.2011.2112318","type":"journal-article","created":{"date-parts":[[2011,5,3]],"date-time":"2011-05-03T17:35:04Z","timestamp":1304444104000},"page":"4708-4716","source":"Crossref","is-referenced-by-count":114,"title":["Ultralow-Latency Hardware-in-the-Loop Platform for Rapid Validation of Power Electronics Designs"],"prefix":"10.1109","volume":"58","author":[{"given":"Dusan","family":"Majstorovic","sequence":"first","affiliation":[]},{"given":"Ivan","family":"Celanovic","sequence":"additional","affiliation":[]},{"given":"Nikola Dj.","family":"Teslic","sequence":"additional","affiliation":[]},{"given":"Nikola","family":"Celanovic","sequence":"additional","affiliation":[]},{"given":"Vladimir A.","family":"Katic","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2009.50"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377624"},{"key":"ref33","first-page":"1247","article-title":"Carrier modulation of four-leg matrix converter based on FPGA","author":"su","year":"2008","journal-title":"Proc ICEMS"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.38"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MNET.2009.4804319"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1225965"},{"key":"ref37","first-page":"75","article-title":"Floating-point sparse matrix vector multiply for FPGAs","author":"de lorimier","year":"2005","journal-title":"Proc Int Symp FPGA"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.41"},{"key":"ref35","first-page":"136","article-title":"Group-alignment based accurate floating-point summation on FPGAs","author":"he","year":"2006","journal-title":"Proc ERSA"},{"key":"ref34","author":"chua","year":"1975","journal-title":"Computer-Aided Analysis of Electronic Circuits Algorithms and Computational Techniques"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2009.2037657"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.1068"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2009.2037656"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2009.2036639"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/PESC.2007.4342109"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TPWRD.2007.893620"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2010.2044738"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2002.807104"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ECBS-EERC.2009.20"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"1428","DOI":"10.1109\/PROC.1979.11478","article-title":"Simulating power electronics systems&#x2014;A new approach","volume":"67","author":"kassakian","year":"1979","journal-title":"Proc IEEE"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/63.318904"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TPWRS.2006.879254"},{"key":"ref4","article-title":"Real-time platform for the control prototyping and simulation of power electronics and motor drives","author":"abourida","year":"2009","journal-title":"3rd Int Conf Modeling Simulation and Applied Optimization"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TPWRD.2006.876657"},{"key":"ref3","article-title":"eMEGAsim: An open high-performance distributed real-time power grid simulator. Architecture and specification","author":"blanger","year":"2007","journal-title":"Int Conf Power System"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/PESC.2008.4591969"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref5","article-title":"A 3-level neutral-clamped inverter model with natural switching mode support for the real-time simulation of variable speed drives","author":"bordas","year":"2009","journal-title":"Proc Planet RT"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2009.2029519"},{"key":"ref7","first-page":"1398","article-title":"Controller hardware-in-the-loop validation for a 10 MVA ETO-based STATCOM for wind farm application","author":"liu","year":"2009","journal-title":"Proc IEEE ECCE"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2009.2038403"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2009.2027246"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.2307\/3104945"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/PEDS.1999.794588"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544167"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2009.2036647"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TPWRD.2004.834672"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1137\/030601818"},{"key":"ref24","article-title":"Real-time simulation of a complete PMSM drive at 10 <ref_formula><tex Notation=\"TeX\">$\\mu\\hbox{s}$<\/tex> <\/ref_formula>","author":"harakawa","year":"2005","journal-title":"Int Power Electron Conf (IPEC)"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2008.4762363"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IECON.2008.4758407"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/T-AIEE.1938.5057772"},{"key":"ref26","article-title":"Perspectives for the use of field programmable gate arrays for finite element computations","author":"lienhart","year":"2005","journal-title":"COMSOL Conf"},{"key":"ref43","year":"1985","journal-title":"ANSI\/IEEE IEEE Standard for Binary Floating Point Arithmetic"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.21"}],"container-title":["IEEE Transactions on Industrial Electronics"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/41\/6005674\/05762345.pdf?arnumber=5762345","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:53:23Z","timestamp":1633910003000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5762345\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,10]]},"references-count":45,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tie.2011.2112318","relation":{},"ISSN":["0278-0046","1557-9948"],"issn-type":[{"value":"0278-0046","type":"print"},{"value":"1557-9948","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,10]]}}}