{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:07:45Z","timestamp":1761646065990,"version":"3.37.3"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100004489","name":"Mitacs","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004489","id-type":"DOI","asserted-by":"publisher"}]},{"name":"OPAL-RT Technologies"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Ind. Electron."],"published-print":{"date-parts":[[2018,1]]},"DOI":"10.1109\/tie.2017.2716880","type":"journal-article","created":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T18:20:32Z","timestamp":1497637232000},"page":"636-644","source":"Crossref","is-referenced-by-count":59,"title":["An Evaluation of a High-Level Synthesis Approach to the FPGA-Based Submicrosecond Real-Time Simulation of Power Converters"],"prefix":"10.1109","volume":"65","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-6787-2303","authenticated-orcid":false,"given":"Federico","family":"Montano","sequence":"first","affiliation":[]},{"given":"Tarek","family":"Ould-Bachir","sequence":"additional","affiliation":[]},{"given":"Jean Pierre","family":"David","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/63.318904"},{"journal-title":"7 Series FPGAs Configuration User Guide ug470","year":"2016","key":"ref32"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2457443.2457444"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2015.09.004"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISIE.2012.6237289"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/j.epsr.2006.08.027"},{"year":"2017","key":"ref34","article-title":"OP5707 Simulator"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2015.2491883"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-012-9096-8"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MPOT.2013.2292957"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2013.2239302"},{"journal-title":"Vivado Design Suite User Guide—High Level Synthesis","year":"2016","key":"ref15"},{"journal-title":"UG-OCL002 v2015 11 02 Altera SDK for OpenCL—Programming Guide","year":"2015","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689065"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2014.2360138"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2010.2044738"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2014.7082747"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2014.2327568"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/COMPEL.2014.6877117"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2015.2478848"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2014.2365752"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2014.7032504"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2015.7104332"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2015.2431223"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TPWRD.2007.893620"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ECCE.2014.6954146"},{"journal-title":"Digital Design with RTL Design Verilog and VHDL","year":"2010","author":"vahid","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPETS.2015.2427370"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TPWRD.2009.2033603"},{"journal-title":"UG640 v11 4 System Generator for DSP—User Guide","year":"2009","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2011.2112318"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/SPEEDAM.2012.6264543"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TIA.2014.2350074"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2011.2182021"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TIA.2010.2102997"}],"container-title":["IEEE Transactions on Industrial Electronics"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/41\/8113651\/07950991.pdf?arnumber=7950991","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:04:05Z","timestamp":1642003445000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7950991\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,1]]},"references-count":36,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tie.2017.2716880","relation":{},"ISSN":["0278-0046","1557-9948"],"issn-type":[{"type":"print","value":"0278-0046"},{"type":"electronic","value":"1557-9948"}],"subject":[],"published":{"date-parts":[[2018,1]]}}}