{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:11:07Z","timestamp":1774966267934,"version":"3.50.1"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,2,1]],"date-time":"2023-02-01T00:00:00Z","timestamp":1675209600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100008982","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100008982","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000148","name":"Division of Electrical, Communications and Cyber Systems","doi-asserted-by":"publisher","award":["2043025"],"award-info":[{"award-number":["2043025"]}],"id":[{"id":"10.13039\/100000148","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000148","name":"Division of Electrical, Communications and Cyber Systems","doi-asserted-by":"publisher","award":["1810470"],"award-info":[{"award-number":["1810470"]}],"id":[{"id":"10.13039\/100000148","id-type":"DOI","asserted-by":"publisher"}]},{"name":"NSF ECCS","award":["2042525"],"award-info":[{"award-number":["2042525"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Ind. Electron."],"published-print":{"date-parts":[[2023,2]]},"DOI":"10.1109\/tie.2022.3158014","type":"journal-article","created":{"date-parts":[[2022,3,15]],"date-time":"2022-03-15T15:40:56Z","timestamp":1647358856000},"page":"1105-1114","source":"Crossref","is-referenced-by-count":9,"title":["Gate Driver Circuits With Discrete Components for GaN-Based Multilevel Multi-Inductor Hybrid Converter"],"prefix":"10.1109","volume":"70","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5859-548X","authenticated-orcid":false,"given":"Ratul","family":"Das","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California San Diego, La Jolla, CA, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0021-3682","authenticated-orcid":false,"given":"Hanh-Phuc","family":"Le","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California San Diego, La Jolla, CA, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2019.8721857"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2019.8721786"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ECCE.2018.8557443"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ECCE.2018.8557595"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2020.2988576"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/COMPEL.2017.8013319"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2017.7930719"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2016.7468224"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ECCE.2018.8557382"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TIA.2019.2941945"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2019.8721952"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2019.8722246"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2016.2589321"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICPE.2011.5944777"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/PESC.2007.4342286"},{"key":"ref16","doi-asserted-by":"crossref","DOI":"10.36227\/techrxiv.16557711.v1","article-title":"A two-stage 110VAC-to-1VDC power delivery architecture using hybrid converters for data centers and telecommunication systems","author":"Das","year":"2021"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2005.869728"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ECCE.2018.8557949"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2015.2508018"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/COMPEL.2019.8769645"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2018.2877309"},{"key":"ref22","volume-title":"Si8410\/20\/21 (5 kV) Si8422\/23 (2.5 & 5 kV) Data Sheet","year":"2021"},{"key":"ref23","volume-title":"3.0 kV rms, Dual-Channel Digital Isolators ADuM120N\/ADuM121N","year":"2021"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2019.2951116"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ECCE.2017.8096402"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ECCE.2018.8558150"},{"key":"ref27","volume-title":"CRE1 Series:Isolated 1 W Single Output Isolated DC-DC Converters","year":"2020"},{"key":"ref28","volume-title":"DC\/DC Converter","year":"2020"},{"key":"ref29","volume-title":"EPC2107 Enhancement-Mode GaN Power Transistor Half-Bridge with Integrated Synchronous Bootstrap","year":"2020"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2017.7931112"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2004.843013"},{"key":"ref32","article-title":"Gate drive power supply for multilevel converter","author":"Kovacic","year":"2015"},{"key":"ref33","volume-title":"LMG1210 200-V, 1.5-A, 3-A Half-Bridge MOSFET and GaN FET Driver With Adjustable Dead Time for Applications up to 50 MHz","year":"2019"},{"key":"ref34","article-title":"eGaN FET drivers and layout considerations","author":"Lidow","year":"2016"}],"container-title":["IEEE Transactions on Industrial Electronics"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/41\/9913345\/9735149-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/41\/9913345\/09735149.pdf?arnumber=9735149","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,17]],"date-time":"2024-01-17T18:33:35Z","timestamp":1705516415000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9735149\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2]]},"references-count":34,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tie.2022.3158014","relation":{"has-preprint":[{"id-type":"doi","id":"10.36227\/techrxiv.16557726","asserted-by":"object"},{"id-type":"doi","id":"10.36227\/techrxiv.16557726.v1","asserted-by":"object"}]},"ISSN":["0278-0046","1557-9948"],"issn-type":[{"value":"0278-0046","type":"print"},{"value":"1557-9948","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,2]]}}}