{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,6]],"date-time":"2025-05-06T04:06:38Z","timestamp":1746504398720,"version":"3.40.4"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T00:00:00Z","timestamp":1748736000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62171122"],"award-info":[{"award-number":["62171122"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Ind. Electron."],"published-print":{"date-parts":[[2025,6]]},"DOI":"10.1109\/tie.2024.3497305","type":"journal-article","created":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T19:34:38Z","timestamp":1732736078000},"page":"6383-6392","source":"Crossref","is-referenced-by-count":0,"title":["A Reconfigurable Auxiliary Circuit for Transient Enhancement in Processor Power Systems With Multiple Voltage Rails"],"prefix":"10.1109","volume":"72","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-6634-2144","authenticated-orcid":false,"given":"Yijie","family":"Qian","sequence":"first","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University, Nanjing, Jiangsu, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0699-4072","authenticated-orcid":false,"given":"Shen","family":"Xu","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University, Nanjing, Jiangsu, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-8963-9590","authenticated-orcid":false,"given":"Xinru","family":"Wang","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University, Nanjing, Jiangsu, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-8407-5571","authenticated-orcid":false,"given":"Lingyun","family":"Li","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University, Nanjing, Jiangsu, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3289-8877","authenticated-orcid":false,"given":"Weifeng","family":"Sun","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University, Nanjing, Jiangsu, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"article-title":"Voltage regulator design and optimization for high-current, fast-slew-rate loads.","year":"2020","author":"Parisi","key":"ref1"},{"article-title":"D-CAP+TM control for multiphase, step-down voltage regulators for powering microprocessors","year":"2019","author":"Cheng","key":"ref2"},{"year":"2023","key":"ref3","article-title":"Dual-channel, 12-phase step-down digital multiphase D-CAP+\u2122 controller with VR14 SVID and PMBus"},{"year":"2021","key":"ref4","article-title":"Dual-loop, digital, 16-phase controller with PMBus interface for SVI2\/AVSBus"},{"year":"2018","key":"ref5","article-title":"Digital, multi-phase PWM controller with PMBus and PWM-VID"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/apec.2013.6520477"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2023.3342194"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2017.7870324"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/pesc.2007.4341981"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2011.2181871"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3049139"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/tpel.2014.2362011"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/apec.2015.7104759"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2023.3318796"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/apec.2017.7930692"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2278391"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/apec.2009.4802754"},{"year":"2020","key":"ref18","article-title":"Dual-channel D-CAP+\u2122, PMBus (N+M \u2264 12 phases) step-down, multiphase PWM controller"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/APEC48139.2024.10509149"}],"container-title":["IEEE Transactions on Industrial Electronics"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/41\/10981825\/10769468.pdf?arnumber=10769468","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,5]],"date-time":"2025-05-05T17:56:18Z","timestamp":1746467778000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10769468\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6]]},"references-count":19,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tie.2024.3497305","relation":{},"ISSN":["0278-0046","1557-9948"],"issn-type":[{"type":"print","value":"0278-0046"},{"type":"electronic","value":"1557-9948"}],"subject":[],"published":{"date-parts":[[2025,6]]}}}