{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T08:28:23Z","timestamp":1779352103121,"version":"3.51.4"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T00:00:00Z","timestamp":1328054400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans.Inform.Forensic Secur."],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1109\/tifs.2011.2169667","type":"journal-article","created":{"date-parts":[[2011,10,5]],"date-time":"2011-10-05T00:52:04Z","timestamp":1317775924000},"page":"98-108","source":"Crossref","is-referenced-by-count":60,"title":["A Pay-per-Use Licensing Scheme for Hardware IP Cores in Recent SRAM-Based FPGAs"],"prefix":"10.1109","volume":"7","author":[{"given":"Roel","family":"Maes","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dries","family":"Schellekens","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ingrid","family":"Verbauwhede","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-005-1395-x"},{"key":"ref38","author":"drimer","year":"2009","journal-title":"Security for Volatile FPGAs"},{"key":"ref33","author":"moradi","year":"2011","journal-title":"On the Portability of Side-Channel AttacksAn Analysis of the Xilinx Virtex 4 and Virtex 5 Bitstream Encryption Mechanism"},{"key":"ref32","author":"moradi","year":"2011","journal-title":"On the Vulnerability of FPGA Bitstream Encryption Against Power Analysis AttacksExtracting Keys From Xilinx Virtex-II FPGAs"},{"key":"ref31","year":"2009","journal-title":"Design security in Stratix III devices (v1 5)"},{"key":"ref30","year":"2009","journal-title":"Protecting the FPGA design from common threats (v1 0)"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1504\/IJES.2006.010166"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2009.5196217"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559053"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1007\/978-3-642-14452-3_1","author":"maes","year":"2010","journal-title":"Towards Hardware-Intrinsic Security"},{"key":"ref10","author":"grawrock","year":"2009","journal-title":"Dynamics of a Trusted Platform A Building Block Approach"},{"key":"ref40","first-page":"427","article-title":"AES on FPGA from the fastest to the smallest","author":"good","year":"2005","journal-title":"Proc Workshop Cryptographic Hardware and Embedded Systems (CHES '05)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1147\/sj.302.0206"},{"key":"ref12","first-page":"363","article-title":"The state-of-the-Art in IC reverse engineering","author":"torrance","year":"2009","journal-title":"Proc Workshop Cryptographic Hardware and Embedded Systems (CHES '05)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/503062.503065"},{"key":"ref14","first-page":"311","article-title":"Offline hardware\/software authentication for reconfigurable platforms","author":"simpson","year":"2006","journal-title":"Proc Workshop Cryptographic Hardware and Embedded Systems (CHES '05)"},{"key":"ref15","first-page":"63","article-title":"FPGA intrinsic PUFs and their use for IP protection","author":"guajardo","year":"2007","journal-title":"Proc Workshop Cryptographic Hardware and Embedded Systems (CHES '05)"},{"key":"ref16","year":"2008","journal-title":"Security solutions using Spartan-3 generation FPGAs (v1 1)"},{"key":"ref17","year":"2010","journal-title":"Spartan-3 AN FPGA family data sheet (v4 0)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629918"},{"key":"ref19","first-page":"674","article-title":"Remote activation of ICs for piracy prevention and digital right management","author":"alkabani","year":"2007","journal-title":"Proc Int Conf Computer-Aided Design (ICCAD)"},{"key":"ref28","year":"2004","journal-title":"Using high security features in Virtex-II series FPGAs (v1 0)"},{"key":"ref4","year":"2010","journal-title":"Xilinx redefines power performance and design productivity with three new 28 nm FPGA families Virtex-7 kintex-7 and artix-7 devices (v1 0)"},{"key":"ref27","year":"2005","journal-title":"Advanced security schemes for Spartan-3 A\/3 AN\/3 A DSP FPGAs (v1 0)"},{"key":"ref3","year":"2010","journal-title":"Intel atom processor E6x5C series"},{"key":"ref6","year":"2010","journal-title":"AXI4 interconnect paves the way to plug-and-Play IP (v1 0)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950432"},{"key":"ref5","year":"2010","journal-title":"Stratix V FGPAS Built for bandwidth"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344729"},{"key":"ref7","year":"2010","journal-title":"Xilinx Virtex 6 Configuration User Guide (v3 2)"},{"key":"ref2","author":"drimer","year":"2008","journal-title":"Protecting Multiple Cores in a Single FPGA Design"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.159"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2007.4439246"},{"key":"ref20","first-page":"291","article-title":"Active hardware metering for intellectual property protection and security","author":"alkabani","year":"2007","journal-title":"Proc Usenix Security Symp"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"846","DOI":"10.1145\/1391469.1391684","article-title":"protecting bus-based hardware ip by secret sharing","author":"roy","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref24","year":"2010","journal-title":"FPGA IFF copy protection using dallas semiconductor\/maxim DS2432 secure EEPROMS (v1 1)"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/SPL.2009.4914893"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2009.5224964"},{"key":"ref26","year":"2004","journal-title":"FPGA design security solution using MAX II devices (v1 0)"},{"key":"ref25","year":"2007","journal-title":"An FPGA design security solution using a secure memory device (v1 0)"}],"container-title":["IEEE Transactions on Information Forensics and Security"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10206\/6126189\/06029984.pdf?arnumber=6029984","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:47:13Z","timestamp":1633909633000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6029984\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2]]},"references-count":41,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tifs.2011.2169667","relation":{},"ISSN":["1556-6013","1556-6021"],"issn-type":[{"value":"1556-6013","type":"print"},{"value":"1556-6021","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,2]]}}}