{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,11]],"date-time":"2026-02-11T20:33:33Z","timestamp":1770842013062,"version":"3.50.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002661","name":"Fonds De La Recherche Scientifique - FNRS","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002661","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans.Inform.Forensic Secur."],"published-print":{"date-parts":[[2020]]},"DOI":"10.1109\/tifs.2020.2971153","type":"journal-article","created":{"date-parts":[[2020,2,4]],"date-time":"2020-02-04T00:47:11Z","timestamp":1580777231000},"page":"2542-2555","source":"Crossref","is-referenced-by-count":64,"title":["Trivially and Efficiently Composing Masked Gadgets With Probe Isolating Non-Interference"],"prefix":"10.1109","volume":"15","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5426-9345","authenticated-orcid":false,"given":"Gaetan","family":"Cassiers","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7444-0285","authenticated-orcid":false,"given":"Francois-Xavier","family":"Standaert","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-13193-6_16"},{"key":"ref11","author":"cassiers","year":"2018","journal-title":"Randomness Requirements Optimization Tool for Masked S-Boxes Implementation"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"162","DOI":"10.46586\/tches.v2019.i2.162-198","article-title":"Towards globally optimized masking: From low randomness to low noise rate","volume":"2","author":"cassiers","year":"2019","journal-title":"IACR Transactions on Cryptographic Hardware and Embedded Systems"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2996366.2996428"},{"key":"ref14","first-page":"28","article-title":"Side channel cryptanalysis of a higher order masking scheme","author":"coron","year":"2007","journal-title":"Proc CHES"},{"key":"ref15","first-page":"410","article-title":"Higher-order side channel security and mask refreshing","author":"coron","year":"2013","journal-title":"Fast Software Encryption Third International Workshop Proceedings"},{"key":"ref16","first-page":"213","article-title":"Nessie proposal: NOEKEON","author":"daemen","year":"2000","journal-title":"First Open NESSIE Workshop"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-018-9284-1"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-018-9277-0"},{"key":"ref19","first-page":"567","article-title":"How fast can higher-order masking be in software?","author":"goudarzi","year":"2017","journal-title":"Proc EUROCRYPT"},{"key":"ref28","first-page":"413","article-title":"Provably secure higher-order masking of AES","author":"rivain","year":"2010","journal-title":"Proc CHES"},{"key":"ref4","article-title":"Improved parallel mask refreshing algorithms: Generic solutions with parametrized non-interference and automated optimizations","author":"barthe","year":"2019","journal-title":"J Cryptograph Eng"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-010-9085-7"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978427"},{"key":"ref6","first-page":"616","article-title":"Randomness complexity of private circuits for multiplication","author":"bela\u00efd","year":"2016","journal-title":"Proc EUROCRYPT"},{"key":"ref5","first-page":"535","article-title":"Parallel implementations of masking schemes and the bounded moment leakage model","author":"barthe","year":"2017","journal-title":"Proc Annu Int Conf Theory Appl Cryptograph Techn"},{"key":"ref8","first-page":"450","article-title":"PRESENT: An ultra-lightweight block cipher","author":"bogdanov","year":"2007","journal-title":"Proc CHES"},{"key":"ref7","first-page":"343","article-title":"Tight private circuits: Achieving probing security with the least refreshing","author":"bela\u00efd","year":"2018","journal-title":"Proc ASIACRYPT"},{"key":"ref2","first-page":"457","article-title":"Verified proofs of higher-order masking","author":"barthe","year":"2015","journal-title":"Proc Annu Int Conf Theory Appl Cryptograph Techn"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/s00145-012-9124-7"},{"key":"ref1","first-page":"64","article-title":"On the cost of lazy engineering for masked software implementations","author":"balasch","year":"2014","journal-title":"Proc CARDIS"},{"key":"ref20","first-page":"95","article-title":"An efficient side-channel protected AES implementation with arbitrary protection order","author":"gross","year":"2017","journal-title":"Proc CT-RSA"},{"key":"ref22","first-page":"463","article-title":"Private circuits: Securing hardware against probing attacks","author":"ishai","year":"2003","journal-title":"Proc Crypto"},{"key":"ref21","first-page":"18","article-title":"LS-designs: Bitslice encryption for efficient masked software implementations","author":"grosso","year":"2014","journal-title":"Proc FSE"},{"key":"ref24","first-page":"388","article-title":"Differential power analysis","author":"kocher","year":"1999","journal-title":"Proc Crypto"},{"key":"ref23","first-page":"623","article-title":"Very high order masking: Efficient implementation and security evaluation","author":"journault","year":"2017","journal-title":"Proc CHES"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2019.i2.256-292"},{"key":"ref25","first-page":"351","article-title":"Side-channel leakage of masked CMOS gates","author":"mangard","year":"2005","journal-title":"Proc CT-RSA"}],"container-title":["IEEE Transactions on Information Forensics and Security"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10206\/8833568\/08979162.pdf?arnumber=8979162","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T17:00:43Z","timestamp":1651078843000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8979162\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/tifs.2020.2971153","relation":{},"ISSN":["1556-6013","1556-6021"],"issn-type":[{"value":"1556-6013","type":"print"},{"value":"1556-6021","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}