{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,13]],"date-time":"2026-10-13T18:38:55Z","timestamp":1791916735719,"version":"4.3.4"},"reference-count":84,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100006730","name":"German Federal Ministry of Education and Research","doi-asserted-by":"publisher","award":["16KIS0610"],"award-info":[{"award-number":["16KIS0610"]}],"id":[{"id":"10.13039\/501100006730","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans.Inform.Forensic Secur."],"published-print":{"date-parts":[[2021]]},"DOI":"10.1109\/tifs.2021.3058777","type":"journal-article","created":{"date-parts":[[2021,2,13]],"date-time":"2021-02-13T01:52:55Z","timestamp":1613181175000},"page":"2548-2563","source":"Crossref","is-referenced-by-count":11,"title":["Utilizing and Extending Trusted Execution Environment in Heterogeneous SoCs for a Pay-Per-Device IP Licensing Scheme"],"prefix":"10.1109","volume":"16","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3698-8658","authenticated-orcid":false,"given":"Nadir","family":"Khan","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3327-6957","authenticated-orcid":false,"given":"Sven","family":"Nitzsche","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4843-7423","authenticated-orcid":false,"given":"Asier Garciandia","family":"Lopez","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5082-5487","authenticated-orcid":false,"given":"Jurgen","family":"Becker","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref73","year":"2020","journal-title":"Trusted Applications"},{"key":"ref72","year":"2020","journal-title":"OP-TEE"},{"key":"ref71","year":"2020","journal-title":"Architecture"},{"key":"ref70","year":"2020","journal-title":"Projects"},{"key":"ref76","first-page":"171","article-title":"Higher-order masking and shuffling for software implementations of block ciphers","author":"rivain","year":"2009","journal-title":"Cryptographic Hardware and Embedded Systems"},{"key":"ref77","first-page":"33","article-title":"Generic side-channel countermeasures for reconfigurable devices","volume":"6917","author":"g\u00fcneysu","year":"2011","journal-title":"Cryptographic Hardware and Embedded Systems"},{"key":"ref74","year":"2016","journal-title":"GlobalPlatform Device Technology TEE Internal Core API Specification Version 1 1 1"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702721"},{"key":"ref75","year":"2018","journal-title":"Developing Tamper-Resistant Designs with UltraScale UltraScale+ FPGAs"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2015.2400413"},{"key":"ref78","year":"2012","journal-title":"Security Monitor IP"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1145\/1506409.1506429"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74735-2_5"},{"key":"ref32","first-page":"311","article-title":"Offline hardware\/software authentication for reconfigurable platforms","author":"simpson","year":"2006","journal-title":"Cryptographic Hardware and Embedded Systems"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44687-7_15"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/503062.503065"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339209"},{"key":"ref36","first-page":"677","article-title":"A flexible pay-per-device licensing scheme for FPGA IP cores","author":"kumar","year":"2017","journal-title":"Proc IEEE Comput Soc Annu Symp VLSI (ISVLSI)"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2010.2068303"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559053"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.17"},{"key":"ref62","year":"2019","journal-title":"Isolation Methods in Zynq UltraScale+ MPSoCs"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1147\/sj.302.0206"},{"key":"ref63","year":"2017","journal-title":"Zynq UltraScale+ MPSoC Embedded Design Tutorial A Hands-On Guide to Effective Embedded System Design"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.822126"},{"key":"ref64","year":"2020","journal-title":"The Transport Layer Security (TLS) Protocol Version 1 3"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/43.952741"},{"key":"ref65","year":"2018","journal-title":"Zynq UltraScale+ MPSoC Processing System Version 3 2"},{"key":"ref66","year":"2019","journal-title":"Zynq UltraScale+ MPSoC Software Developer Guide UG1137 (V11 0)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2282282"},{"key":"ref67","year":"2018","journal-title":"Partial Reconfiguration Controller v1 0-LogiCORE IP Product Guide"},{"key":"ref68","year":"2018","journal-title":"Vivado Design Suite User Guide Partial Reconfiguration"},{"key":"ref69","year":"2018","journal-title":"Vivado Design Suite User Guide Hierarchical Design UG905"},{"key":"ref2","author":"sundaramoorthy","year":"2010","journal-title":"AXI4 interconnect paves the way to plug-and-play IP"},{"key":"ref1","year":"2020","journal-title":"Xilinx Announces the World’s Largest FPGA Featuring 9 Million System Logic Cells"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-43283-0_5"},{"key":"ref22","first-page":"296","article-title":"In the blink of an eye: There Goes your AES key","author":"skorobogatov","year":"2012"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-68697-5_9"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3134039"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2015.7238102"},{"key":"ref26","first-page":"764","article-title":"Watermarking FPGA bitfile for intellectual property protection","volume":"21","author":"zhang","year":"2012","journal-title":"Radioengineering"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0136-8"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516678"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995914"},{"key":"ref59","year":"2020","journal-title":"Open portable trusted execution environment"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.11"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/Trustcom.2015.400"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/INDIN.2015.7281715"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/3291047"},{"key":"ref54","volume":"3","author":"alves","year":"2004","journal-title":"TrustZone Integrated Hardware and Software Security"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.14"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/2499368.2451146"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2011.2169667"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2014.2355043"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303128"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168561"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-17227-5_11"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2007.4439246"},{"key":"ref15","article-title":"Protecting multiple cores in a single FPGA design","author":"drimer","year":"2008"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-017-0001-6"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.5220\/0007576305640571"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2019.00023"},{"key":"ref17","year":"2018","journal-title":"UltraScale Architecture Configuration User Guide"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1145\/3338508.3359568"},{"key":"ref18","year":"2018","journal-title":"Zynq-7000 SoC Technical Reference Manual"},{"key":"ref83","article-title":"BOOMERANG: Exploiting the semantic gap in TEEs","author":"machiry","year":"2017","journal-title":"Proc NDSS"},{"key":"ref19","year":"2017","journal-title":"Vivado Design Suite User Guide Programming and Debugging"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.13"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2016.24"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339165"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344729"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/GCCE.2016.7800555"},{"key":"ref7","year":"2020","journal-title":"SignOnce IP Licensing"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2016.2596287"},{"key":"ref9","first-page":"53","article-title":"Amplifying side channel leakage by hardware modification of Xilinx zynq-7 FPGA evaluation boards","author":"khan","year":"2019","journal-title":"Proc 13th Int Conf Emerg Secur Inf Syst Technol (SECURWARE)"},{"key":"ref46","year":"2020","journal-title":"Hex Five Announces General Availability of MultiZone Security for Linux—The First Commercial Enclave for RISC-V Processors"},{"key":"ref45","article-title":"SecureBlue++: CPU support for secure execution","author":"boivie","year":"2011"},{"key":"ref48","author":"mulnix","year":"2020","journal-title":"Intel Trusted Execution Technology (Intel TXT) Enabling Guide"},{"key":"ref47","year":"2020","journal-title":"About AMD TrustZone AMD Platform Security Processor (PSP) AMD Secure Technology"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-014-0088-4"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2012.6416790"},{"key":"ref44","first-page":"1","article-title":"Intel SGX explained","author":"costan","year":"2016"},{"key":"ref43","year":"2020","journal-title":"GlobalPlatform"}],"container-title":["IEEE Transactions on Information Forensics and Security"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10206\/9151439\/09352786.pdf?arnumber=9352786","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T14:52:39Z","timestamp":1652194359000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9352786\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"references-count":84,"URL":"https:\/\/doi.org\/10.1109\/tifs.2021.3058777","relation":{},"ISSN":["1556-6013","1556-6021"],"issn-type":[{"value":"1556-6013","type":"print"},{"value":"1556-6021","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]}}}