{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,20]],"date-time":"2026-01-20T14:19:55Z","timestamp":1768918795737,"version":"3.49.0"},"reference-count":78,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100022963","name":"Key Research and Development Program of Zhejiang Province","doi-asserted-by":"publisher","award":["2022C01165"],"award-info":[{"award-number":["2022C01165"]}],"id":[{"id":"10.13039\/100022963","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans.Inform.Forensic Secur."],"published-print":{"date-parts":[[2024]]},"DOI":"10.1109\/tifs.2024.3368862","type":"journal-article","created":{"date-parts":[[2024,2,22]],"date-time":"2024-02-22T19:27:15Z","timestamp":1708630035000},"page":"3758-3771","source":"Crossref","is-referenced-by-count":2,"title":["RECAST: Mitigating Conflict-Based Cache Attacks Through Fine-Grained Dynamic Mapping"],"prefix":"10.1109","volume":"19","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8009-0242","authenticated-orcid":false,"given":"Xingjian","family":"Zhang","sequence":"first","affiliation":[{"name":"College of Computer Science and Technology, Zhejiang University, Hangzhou, Zhejiang, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-2508-5684","authenticated-orcid":false,"given":"Haochen","family":"Gong","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, Zhejiang University, Hangzhou, Zhejiang, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0178-0171","authenticated-orcid":false,"given":"Rui","family":"Chang","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, Zhejiang University, Hangzhou, Zhejiang, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7610-4736","authenticated-orcid":false,"given":"Yajin","family":"Zhou","sequence":"additional","affiliation":[{"name":"College of Computer Science and Technology, Zhejiang University, Hangzhou, Zhejiang, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1653662.1653687"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2017.23294"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2810103.2813708"},{"key":"ref4","first-page":"2863","article-title":"Prime+Probe 1, JavaScript 0: Overcoming browser-based side-channel defenses","volume-title":"Proc. 30th USENIX Secur. Symp. (USENIX Secur.)","author":"Shusterman"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-38631-2_53"},{"key":"ref6","first-page":"549","article-title":"ARMageddon: Cache attacks on mobile devices","volume-title":"Proc. 25th USENIX Secur. Symp. (USENIX Secur.)","author":"Lipp"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2020.3023278"},{"key":"ref8","volume-title":"Cache-timing attacks on AES","author":"Bernstein","year":"2005"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-68697-5_9"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1314466.1314469"},{"key":"ref12","volume-title":"TruSpy: Cache side-channel information leakage from the secure world on ARM devices","author":"Zhang","year":"2016"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-60876-1_1"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3065913.3065915"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250723"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771781"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.85"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00068"},{"key":"ref19","first-page":"360","article-title":"New attacks and defense for encrypted-address cache","volume-title":"Proc. ACM\/IEEE 46th Annu. Int. Symp. Comput. Archit. (ISCA)","author":"Qureshi"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.5555\/3361338.3361385"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2020.24086"},{"key":"ref22","first-page":"1379","article-title":"MIRAGE: Mitigating conflict-based cache attacks with a practical fully-associative design","volume-title":"Proc. 30th USENIX Secur. Symp. (USENIX Secur.)","author":"Saileshwar"},{"key":"ref23","first-page":"1","article-title":"Enabling hardware randomization across the cache hierarchy in linux-class processors","volume-title":"Proc. 4th Workshop Comput. Archit. Res. With RISC-V (CARRV)","author":"Doblas"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/SEED51797.2021.00014"},{"key":"ref25","article-title":"Advanced profiling for probabilistic prime+probe attacks and covert channels in scattercache","author":"Purnal","year":"2019","journal-title":"arXiv:1908.03383"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00011"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00050"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00092"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA56546.2023.10071041"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1062261.1062289"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378510"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"ref34","first-page":"897","article-title":"Cache template attacks: Automating attacks on inclusive last-level caches","volume-title":"Proc. 24th USENIX Secur. Symp. (USENIX Secur.)","author":"Gruss"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3460120.3484816"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00053"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00015"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00042"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40203-6_40"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978324"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-45719-2_6"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00022"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2022.3160346"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3422337.3447846"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2023.3266630"},{"key":"ref46","volume-title":"Partitioned cache architecture as a side-channel defence mechanism","author":"Page","year":"2005"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/1655008.1655019"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00083"},{"key":"ref49","first-page":"451","article-title":"HybCache: Hybrid side-channel-resilient caches for trusted execution environments","volume-title":"Proc. 29th USENIX Secur. Symp. (USENIX Secur.)","author":"Dessouky"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2022.23110"},{"key":"ref51","first-page":"719","article-title":"FLUSH+RELOAD: A high resolution, low noise, L3 cache side-channel attack","volume-title":"Proc. USENIX Secur. Symp.","author":"Yarom"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSP.2019.00020"},{"key":"ref54","first-page":"639","article-title":"Robust website fingerprinting through the cache occupancy channel","volume-title":"Proc. 28th USENIX Secur. Symp. (USENIX Security)","author":"Shusterman"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2020.2988369"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/3320269.3384746"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00024"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00004"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/isca52012.2021.00036"},{"key":"ref60","volume-title":"Pointer Authentication on ARMV8.3","author":"Qualcomm Technologies","year":"2017"},{"key":"ref61","first-page":"177","article-title":"PAC it up: Towards pointer integrity using ARM pointer authentication","volume-title":"Proc. 28th USENIX Secur. Symp. (USENIX Secur.)","author":"Liljestrand"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530549"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.46586\/tosc.v2017.i1.4-44"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-34961-4_14"},{"key":"ref65","volume-title":"Gem5: Random Class Reference"},{"key":"ref66","volume-title":"Intel Digital Random Number Generator (Drng) Software Implementation Guide","year":"2018"},{"key":"ref67","volume-title":"SPEC CPU 2017","author":"Corporation","year":"2017"},{"key":"ref68","article-title":"Benchmarking modern multiprocessors","author":"Bienia","year":"2011"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2015.29"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_16"},{"issue":"4","key":"ref71","first-page":"1","article-title":"Simpoint 3.0: Faster and more flexible program phase analysis","volume":"7","author":"Hamerly","year":"2005","journal-title":"J. Instruct. Level Parallelism"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2996616"},{"key":"ref73","volume-title":"The SIMON and SPECK families of lightweight block ciphers","author":"Beaulieu","year":"2013"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53008-5_5"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44676-1_10"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/SP46215.2023.10179440"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-62105-0_11"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3575735"}],"container-title":["IEEE Transactions on Information Forensics and Security"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10206\/10319981\/10443661.pdf?arnumber=10443661","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,3]],"date-time":"2024-05-03T18:35:11Z","timestamp":1714761311000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10443661\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"references-count":78,"URL":"https:\/\/doi.org\/10.1109\/tifs.2024.3368862","relation":{},"ISSN":["1556-6013","1556-6021"],"issn-type":[{"value":"1556-6013","type":"print"},{"value":"1556-6021","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024]]}}}