{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,12]],"date-time":"2026-01-12T04:33:49Z","timestamp":1768192429528,"version":"3.49.0"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2013,8,1]],"date-time":"2013-08-01T00:00:00Z","timestamp":1375315200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Ind. Inf."],"published-print":{"date-parts":[[2013,8]]},"DOI":"10.1109\/tii.2012.2222419","type":"journal-article","created":{"date-parts":[[2012,10,3]],"date-time":"2012-10-03T18:02:29Z","timestamp":1349287349000},"page":"1351-1360","source":"Crossref","is-referenced-by-count":64,"title":["FPGA v\/s DSP Performance Comparison for a VSC-Based STATCOM Control Application"],"prefix":"10.1109","volume":"9","author":[{"given":"Cristian A.","family":"Sepulveda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Javier A.","family":"Munoz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J. R.","family":"Espinoza","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Miguel E.","family":"Figueroa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carlos R.","family":"Baier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TAC.2005.849233"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2011.2165452"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2011.2134856"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/PSEC.2002.1023059"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2011.2159952"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2007.898302"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2008.924849"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.3844\/ajassp.2009.1742.1747"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2011.2123908"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2012.2206353"},{"key":"ref28","author":"ciletti","year":"2002","journal-title":"Advanced Digital Design with the Verilog HDL"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2009.2028350"},{"key":"ref27","year":"1996","journal-title":"IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"334","DOI":"10.1109\/TPEL.2010.2060360","article-title":"Single-phase back-to-back converter for active power balancing, reactive power compensation, and harmonic filtering in traction power system","volume":"26","author":"zeliang","year":"2011","journal-title":"IEEE Trans Power Electron"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2007.898281"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TPWRS.2010.2072937"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2011.2124466"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISIE.2004.1571963"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2010.2066577"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.automatica.2008.11.001"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2011.2160511"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MIE.2011.940250"},{"key":"ref22","year":"0","journal-title":"TMS320F2812 eZdsp Start Kit (DSK)"},{"key":"ref21","first-page":"1103","article-title":"Systematic design comparison of discrete-time linear controllers for a DSTATCOM","author":"mu\ufffdoz","year":"2010","journal-title":"Proc IEEE ISIE"},{"key":"ref24","year":"0","journal-title":"eZdsp? F2812 for TMS320F2812 DSP"},{"key":"ref23","year":"2009","journal-title":"Spartan-3 FPGA Family Data Sheet"},{"key":"ref26","year":"2009","journal-title":"C28x IQmath Library A Virtual Floating Point Engine"},{"key":"ref25","year":"0","journal-title":"Spartan-3 Board"}],"container-title":["IEEE Transactions on Industrial Informatics"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9424\/6582568\/06320689.pdf?arnumber=6320689","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:45:41Z","timestamp":1638218741000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6320689\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,8]]},"references-count":28,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tii.2012.2222419","relation":{},"ISSN":["1551-3203","1941-0050"],"issn-type":[{"value":"1551-3203","type":"print"},{"value":"1941-0050","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,8]]}}}