{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T14:23:49Z","timestamp":1773843829186,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2017,12,1]],"date-time":"2017-12-01T00:00:00Z","timestamp":1512086400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"CONPOSITE","award":["ENE2014-57760-C2-2-R"],"award-info":[{"award-number":["ENE2014-57760-C2-2-R"]}]},{"name":"Ministerio de Econom\u00eda y Competitividad and PRICAM","award":["S2013\/ICE-2933"],"award-info":[{"award-number":["S2013\/ICE-2933"]}]},{"DOI":"10.13039\/501100008433","name":"Consejer\u00eda de Educaci\u00f3n, Juventud y Deporte de la Comunidad de Madrid","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100008433","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Ind. Inf."],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/tii.2017.2691461","type":"journal-article","created":{"date-parts":[[2017,4,5]],"date-time":"2017-04-05T18:57:05Z","timestamp":1491418625000},"page":"2946-2955","source":"Crossref","is-referenced-by-count":83,"title":["A Neural Network-Based Dynamic Cost Function for the Implementation of a Predictive Current Controller"],"prefix":"10.1109","volume":"13","author":[{"given":"Osmell","family":"Machado","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pedro","family":"Martin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francisco J.","family":"Rodriguez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3204-4510","authenticated-orcid":false,"given":"Emilio J.","family":"Bueno","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","year":"0","journal-title":"UG585 Zynq-7000 All Programmable SoC Technical Reference Manual"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICIT.2009.4939742"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2014.2321562"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2016.2529564"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2015.2508934"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2011.2157284"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2015.2393556"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2011.2162343"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2012.2206343"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IECON.2011.6120037"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TPEL.2013.2276120"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2000.857825"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2008.2007480"},{"key":"ref27","year":"2016"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2012.2221469"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1080\/00207179.2010.508092"},{"key":"ref29","year":"0"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MIE.2013.2290138"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1002\/9781119941446"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cta.2012.0809"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2008.2008349"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/PRECEDE.2011.6078690"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2016.2625238"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2016.2636163"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TSMC.2016.2605706"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2016.2636325"},{"key":"ref24","year":"2012"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2012.2232300"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2011.2162110"},{"key":"ref25","first-page":"1311","article-title":"FPGA implementation of a multilayer perceptron neural network using VHDL","author":"taringht","year":"0","journal-title":"Proc 4th Int Conf Signal Process Proc"}],"container-title":["IEEE Transactions on Industrial Informatics"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9424\/8167035\/07892865.pdf?arnumber=7892865","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:24:11Z","timestamp":1642004651000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7892865\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":30,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/tii.2017.2691461","relation":{},"ISSN":["1551-3203","1941-0050"],"issn-type":[{"value":"1551-3203","type":"print"},{"value":"1941-0050","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,12]]}}}