{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T12:52:00Z","timestamp":1740142320032,"version":"3.37.3"},"reference-count":25,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Key-Area Research and Development Program of Guangdong Province","award":["2021B0909060002"],"award-info":[{"award-number":["2021B0909060002"]}]},{"name":"MoE-China Mobile Project","award":["MCM20200201"],"award-info":[{"award-number":["MCM20200201"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Ind. Inf."],"published-print":{"date-parts":[[2023,4]]},"DOI":"10.1109\/tii.2022.3182242","type":"journal-article","created":{"date-parts":[[2022,6,20]],"date-time":"2022-06-20T20:32:27Z","timestamp":1655757147000},"page":"5465-5475","source":"Crossref","is-referenced-by-count":2,"title":["A Domain-Specific Accelerator for Ultralow Latency Market Data Distribution System"],"prefix":"10.1109","volume":"19","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-4543-3961","authenticated-orcid":false,"given":"Hao","family":"Jia","sequence":"first","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9155-1451","authenticated-orcid":false,"given":"Yuxiang","family":"Huan","sequence":"additional","affiliation":[{"name":"Guangdong Institute of Intelligence Science and Technology, Zhuhai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8663-7760","authenticated-orcid":false,"given":"Chen","family":"Ding","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9845-0899","authenticated-orcid":false,"given":"Yulong","family":"Yan","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianjun","family":"Cui","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7506-1233","authenticated-orcid":false,"given":"Jiachen","family":"Wang","sequence":"additional","affiliation":[{"name":"Shanghai Stock Exchange, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9128-2434","authenticated-orcid":false,"given":"Chuhuang","family":"Cai","sequence":"additional","affiliation":[{"name":"Shanghai Stock Exchange, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3263-5217","authenticated-orcid":false,"given":"Lida","family":"Xu","sequence":"additional","affiliation":[{"name":"Old Dominion University, Norfolk, VA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8546-1329","authenticated-orcid":false,"given":"Zhuo","family":"Zou","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9588-0239","authenticated-orcid":false,"given":"Lirong","family":"Zheng","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2015.2404299"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2018.2794389"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2018.2811377"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2010.5470717"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1111\/fire.12037"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2019.2927349"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161046"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.2014RCP0011"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2021.3125862"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICC40277.2020.9149136"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT52863.2021.9609841"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.64"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-41635-4_5"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CSE.2014.307"},{"issue":"5","key":"ref16","first-page":"898","volume-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.","volume":"38","author":"Lahti","year":"2019"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCC.2016.7543802"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/PCCC.2016.7820632"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2017.8279781"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126619500506"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1391732.1391734"},{"year":"2020","key":"ref22","article-title":"10G\/25G high speed Ethernet subsystem v3.3 product guide"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1088\/1748-0221\/15\/09\/T09005"},{"article-title":"GitHub repository","year":"2021","author":"Forencich, Verilog-Ethernet","key":"ref24"},{"year":"2019","key":"ref25","article-title":"QDMA subsystem for PCI express v3.0 product guide"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/PAAP.2018.00018"}],"container-title":["IEEE Transactions on Industrial Informatics"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9424\/10081096\/09801674.pdf?arnumber=9801674","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T03:35:58Z","timestamp":1706758558000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9801674\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4]]},"references-count":25,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tii.2022.3182242","relation":{},"ISSN":["1551-3203","1941-0050"],"issn-type":[{"type":"print","value":"1551-3203"},{"type":"electronic","value":"1941-0050"}],"subject":[],"published":{"date-parts":[[2023,4]]}}}