{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T15:10:13Z","timestamp":1784905813736,"version":"3.55.0"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Instrum. Meas."],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/tim.2009.2022103","type":"journal-article","created":{"date-parts":[[2009,8,21]],"date-time":"2009-08-21T12:20:58Z","timestamp":1250857258000},"page":"101-109","source":"Crossref","is-referenced-by-count":96,"title":["Constructing Online Testable Circuits Using Reversible Logic"],"prefix":"10.1109","volume":"59","author":[{"given":"S.N.","family":"Mahammad","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"K.","family":"Veezhinathan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.836735"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2006.382092"},{"key":"ref31","author":"brown","year":"2004","journal-title":"Fundamentals of Digital Logic With VHDL Design"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TIM.2006.870319"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/81.536746"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/4.766827"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1147\/rd.321.0016"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/BF01857727"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2002.1115377"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1364\/ON.11.2.000011"},{"key":"ref14","first-page":"632","article-title":"reversible computing","author":"toffoli","year":"1980","journal-title":"Proc Automata Lang Program Conf"},{"key":"ref15","author":"margolus","year":"1988","journal-title":"Computers in Physics"},{"key":"ref16","first-page":"234","article-title":"practical implementation of charge recovering asymptotically zero power cmos","author":"younis","year":"1993","journal-title":"Proc Symp Research on Integrated Systems"},{"key":"ref17","first-page":"177","article-title":"asymptotically zero energy split-level charge recovery logic","author":"younis","year":"1994","journal-title":"Proc Int Workshop Low Power Des"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/el:19980261"},{"key":"ref19","first-page":"646","article-title":"reversible energy recovery logic circuits and its 8-phase clocked power generator for ultra-low-energy applications","volume":"e82 c","author":"lim","year":"1999","journal-title":"IEICE Trans Electron"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2004.13"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.2001.967332"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2004.84"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405708"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.1273998"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"324","DOI":"10.1109\/DFTVS.2004.1347856","article-title":"online testable reversible logic circuit design using <emphasis emphasistype=\"smcaps\">nand <\/emphasis> blocks","author":"vasudevan","year":"2004","journal-title":"Proc 19th IEEE Int Symp Defect Fault Tolerance VLSI Syst"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.142.0152"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1147\/rd.53.0183"},{"key":"ref7","author":"frank","year":"1999","journal-title":"Reversibility for Efficient Computing"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2005.23"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1147\/rd.176.0525"},{"key":"ref1","author":"abramovici","year":"1995","journal-title":"Digital Systems Testing and Testable Design"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.845190"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1006\/spmi.1997.0562"},{"key":"ref21","first-page":"19","article-title":"optoelectronic multi-valued conservative logic","volume":"2","author":"picton","year":"1991","journal-title":"Int J Opt Comput"},{"key":"ref24","first-page":"162","article-title":"garbage in reversible design of multiple output functions","author":"maslov","year":"2003","journal-title":"Proc 6th Int Symp Represent Methodol Future Comput Technol"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378815"},{"key":"ref26","first-page":"410","article-title":"fault testing for reversible circuits","author":"patel","year":"2003","journal-title":"Proc 21st IEEE VLSI Test Symp"},{"key":"ref25","author":"thapliyal","year":"2006","journal-title":"Reversible Programmable Logic Array (RPLA) Using Fredkin and Feynman Gates for Industrial Electronics and Applications"}],"container-title":["IEEE Transactions on Instrumentation and Measurement"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/19\/5350927\/05208297.pdf?arnumber=5208297","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:54Z","timestamp":1633909914000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5208297\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":35,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tim.2009.2022103","relation":{},"ISSN":["0018-9456","1557-9662"],"issn-type":[{"value":"0018-9456","type":"print"},{"value":"1557-9662","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,1]]}}}